

Data sheet acquired from Harris Semiconductor SCHS023D - Revised April 2005

CMOS Dual 'D'-Type Flip-Flop

High-Voltage Types (20-Volt Rating)

■ CD40138 consists of two identical, independent data-type flip-flops. Each flipflop has independent data, set, reset, and clock inputs and Q and Q outputs. These devices can be used for shift register applications, and, by connecting Q output to the data input, for counter and toggle applications. The logic level present at the D input is transferred to the Q output during the positive-going transition of the clock pulse. Setting or resetting is independent of the clock and is accomplished by a high level on the set or reset line, respectively.

The CD4013B types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).


CD4013B Types


Features:

- Set-Reset capability
- Static flip-flop operation retains state indefinitely with clock level either "high" or "low"
- Medium-speed operation 16 MHz (typ.) clock toggle rate at 10V
- Standardized symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package temperature range): 1 V at V_{DD}=5 V 2 V at V_{DD}=10 V
- 2.5 V at V_{DD}=15 V ■ 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

Registers, counters, control circuits





current characteristics.

Fig. 1 - Typical output low (sink)





Fig. 2 - Minimum output low (sink) current characteristics.






Fig. 3 — Typical output high (source) current characteristics.

RECOMMENDED OPERATING CONDITIONS

At $T_A = 25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | V _{DD} | Li | MITS | UNITS | |
|--|-----------------|------|------|-------|--|
| | (V) | MIN. | MAX. |] | |
| Supply-Voltage Range (For T _A = Full Package Temperature Range) | _ | 3 | 18 | V | |
| | 5 | 40 | | | |
| Data Setup Time t _S | 10 | 20 | _ | ns | |
| | 15 | 15 | _ | | |
| | 5 | 140 | _ | | |
| Clock Pulse Width tw | 10 | 60 | _ | ns | |
| | 15 | 40 | | | |
| | 5 | | 3.5 | | |
| Clock Input Frequency fCL | 10 | dc | 8 | MHz | |
| | 15 | | 12 | | |
| 0. 10: 5.45 | 5 | _ | 15 | | |
| Clock Rise or Fall Time t _r CL, t _f CL | 10 | - | 10 | μs | |
| 402, 402 | 15 | _ | 5 | | |
| | 5 | 180 | _ | | |
| Set or Reset Pulse Width | 10 | 80 | _ | ns | |
| ^t W | 15 | 50 | _ | | |

^{*}If more than one unit is cascaded in a parallel clocked operation, t,Ct, should be made less than or equal to the sum of the fixed propagation delay time at 15 pF and the transition time of the output driving stage for the estimated capacitive load.

CD4013B Types

STATIC ELECTRICAL CHARACTERISTICS

| CHARAC- TERISTIC | | DITION | | LIMITS AT INDICATED TEMPERATURES (°C) | | | | | | | | |
|---|----------------|--------|-----|---------------------------------------|------------|-------|-------|-------|------------------|----------|------|--|
| | v _o | VIN | VDD | | | | | | +25 | | | |
| | (V) | (V) | (V) | 55 | –40 | +85 | +125 | Min. | Тур. | Max. | | |
| Quiescent | _ | 0,5 | 5 | 1 | 1 | 30 | 30 | - | 0.02 | 1 | | |
| Device | | 0,10 | 10 | 2 | 2 | 60 | 60 | _ | 0.02 | 2 | μА | |
| Current | _ | 0,15 | 15 | 4 | 4 | 120 | 120 | 1 | 0.02 | 4 | μ~ | |
| IDD Max. | - | 0,20 | 20 | 20 | 20 | 600 | 600 | - | 0.04 | 20 | | |
| Output Low | | | | | | | | | | | | |
| (Sink) | 0.4 | 0,5 | 5 | 0.64 | 0.61 | 0.42 | 0.36 | 0.51 | 1 | - | | |
| Current, | 0.5 | 0,10 | 10 | 1.6 | 1.5 | 1.1 | 0.9 | 1.3 | 2.6 | _ | | |
| IOL Min. | 1.5 | 0,15 | 15 | 4.2 | 4 | 2.8 | 2.4 | 3.4 | 6.8 | - | mA | |
| Output High | 4.6 | 0,5 | 5 | -0.64 | -0.61 | -0.42 | -0.36 | -0.51 | _1 | _ | I MA | |
| (Source) | 2.5 | 0,5 | 5 | _2 | -1.8 | -1.3 | -1.15 | -1.6 | -3.2 | | | |
| Current, | 9.5 | 0,10 | 10 | -1.6 | -1.5 | -1.1 | -0.9 | -1.3 | -2.6 | | | |
| IOH Min. | 13.5 | 0,15 | 15 | -4.2 | -4 | -2.8 | -2.4 | -3.4 | -6.8 | _ | | |
| Output Voltage: | _ | 0,5 | 5 | | 0.0 |)5 | | _ | 0 | 0.05 | | |
| Low-Level, | _ | 0,10 | 10 | | 0.0 |)5 | | _ | 0 | 0.05 | | |
| VOL Max. | _ | 0,15 | 15 | | 0.0 |)5 | | - | 0 | 0.05 | v | |
| Output Voltage: | _ | 0,5 | 5 | | 4.9 | 95 | | 4.95 | 5 | _ | | |
| High-Level. | _ | 0,10 | 10 | | 9.9 | 95 | | 9.95 | 10 | _ | | |
| V _{OH} Min. | _ | 0,15 | 15 | **** | 14. | 95 | | 14.95 | 15 | - | | |
| Input Low | 0.5,4.5 | | 5 | | 1. | 5 | | _ | _ | 1.5 | | |
| Voltage, | 1,9 | - | 10 | | 3 | 3 | | _ | _ | 3 | | |
| VIL Max. | 1.5,13.5 | - | 15 | | 4 | ļ | | - | | 4 | v | |
| Input High | 0.5,4.5 | - | 5 | 3.5 | | | 3.5 | _ | | ' | | |
| Voltage, | 1,9 | - | 10 | 7 | | 7 | | | | | | |
| V _{IH} Min. | 1.5,13.5 | - | 15 | 11 | | | 11 | | _ | | | |
| Input Current, I _{IN} Max. | - | 0,18 | 18 | ±0.1 | ±0.1 | ±1 | ±1 | - | ±10 ⁵ | ±0.1 | μΑ | |




Fig. 7 - Logic diagram and truth table for CD4013B (one of two identical flip-flops).




Fig. 4 — Minimum output high (source) current characteristics.




Fig. 5 — Typical propagation delay time vs. load capacitance (CLOCK or SET to Q,CLOCK or RESET to \(\overline{Q}\)).




Fig. 6 — Typical propagation delay time vs. load capacitance (SET to \overline{Q} or RESET to Q.




Fig. 8 — Typical maximum clock frequency vs. supply voltage.

CD4013B Types

| MAXIMUM RATINGS, Absolute-Maximum Values: |
|--|
| DC SUPPLY-VOLTAGE RANGE, (V _{DD}) |
| Voltages referenced to V _{SS} Terminal)0.5V to +20V |
| INPUT VOLTAGE RANGE, ALL INPUTS0.5V to V _{DD} +0.5V |
| DC INPUT CURRENT, ANY ONE INPUT |
| POWER DISSIPATION PER PACKAGE (PD): |
| For T _A = -55°C to +100°C |
| For T _A = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW |
| DEVICE DISSIPATION PER OUTPUT TRANSISTOR |
| FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) |
| OPERATING-TEMPERATURE RANGE (T _A)55°C to +125°C |
| STORAGE TEMPERATURE RANGE (Tata)65°C to +150°C |
| LEAD TEMPERATURE (DURING SOLDERING): |
| At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s max |




Fig. 9 – Typical power dissipation vs. frequency.

TEST CIRCUITS

DYNAMIC ELECTRICAL CHARACTERISTICS

At T_A = 25°C; Input t_t , t_t = 20 ns, C_L = 50 pF, R_L = 20 k Ω

| CHARACTERISTIC | TEST CONDITIONS | | UNITS | | |
|---|---------------------|----------|-------|--------------|-------|
| CHARACTERISTIC | V _{DD} (V) | MIN. | TYP. | MAX. | UNIIS |
| Propagation Delay Time: | 5 | _ | 150 | 300 | |
| Clock to Q or Q Outputs | 10 | · — | 65 | 130 | ns |
| t _{PHL} , t _{PLH} | 15 | _ | 45 | 90 | |
| | . 5 | | 150 | 300 | |
| Set to Q or Reset to Q tPLH | 10 | - | 65 | 130 | ns |
| | 15 | _ | 45 | 90 | |
| | 5 | | 200 | 400 | |
| Set to Q or Reset to Q t _{PHL} | 10 | | 85 | 170 | ns |
| | 15 | _ | 60 | 120 | . A . |
| | 5 | _ | 100 | 200 | |
| Transition Time tthi, ttih | 10 | _ | 50 | 100 | ns |
| | 15 | — | 40 | 80 | |
| Maximum Clock Input | 5 | 3.5 | 7 | | |
| Frequency# fcL | 10 | 8 | 16 | - | MHz |
| | 15 | 12 | 24 | - | |
| | 5 | _ | 70 | 140 | |
| Minimum Clock Pulse Width | 10 | _ | 30 | 60 | ns |
| tw | 15 | _ | 20 | 40 | |
| Minimum Set or Reset Pulse | 5 | - | 90 | 180 | · · |
| Width tw | 10 | | 40 | 80 | ns |
| | 15 | _ | 25 | 50 | |
| | 5 | | 20 | 40 | |
| Minimum Data Setup Time ts | 10 | _ | 10 | 20 | ns |
| | 15 | _ | 7 | 15 | İ |
| | 5 | _ | 2 | 5 | |
| Minimum Data Hold Time t _H | 10 | _ | 2 | 5 | ns |
| | 15 | - | 2 | 5 | 1 |
| Clock Input Rise or Fall Time | 5 | | | 15 | |
| t _r CL, t _f CL | 10 | _ | – | 10 | μs |
| | 15 | _ | – | 5 | |
| Input Capacitance Cin | Any Input | _ | 5 | 7.5 | pF |






Fig. 10 - Quiescent device current.




Fig. 11 - Input voltage.





Fig. 12 - Input current.

CD4013B Types



TERMINAL ASSIGNMENT





Fig. 13—Dynamic power dissipation test circuit.

DIMENSIONS AND PAD LAYOUT FOR CD4013BH



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .



3-May-2010 www.ti.com

PACKAGING INFORMATION

| 89267AKB3T OBSOLETE CFP WR 14 TBD CD4013BE ACTIVE PDIP N 14 25 Pb-Free (RoHS) CD4013BEE4 ACTIVE PDIP N 14 25 Pb-Free (RoHS) CD4013BF ACTIVE CDIP J 14 1 TBD | Call TI CU NIPDAU CU NIPDAU A42 | Call TI N / A for Pkg Type N / A for Pkg Type |
|---|---------------------------------|---|
| (RoHS) CD4013BEE4 ACTIVE PDIP N 14 25 Pb-Free (RoHS) | CU NIPDAU | |
| (RoHS) | | N / A for Pkg Type |
| CD4013RE ACTIVE CDID I 14 1 TPD | A42 | J 71 - |
| OD-1013DF ACTIVE COIF J 14 I IBD | | N / A for Pkg Type |
| CD4013BF3A ACTIVE CDIP J 14 1 TBD | A42 | N / A for Pkg Type |
| CD4013BF3AS2534 OBSOLETE CDIP J 14 TBD | Call TI | Call TI |
| CD4013BK3 OBSOLETE CFP WR 14 TBD | Call TI | Call TI |
| CD4013BM ACTIVE SOIC D 14 50 Green (RoHS & no Sb/Br) | k CU NIPDAU | Level-1-260C-UNLIM |
| CD4013BM96 ACTIVE SOIC D 14 2500 Green (RoHS & no Sb/Br) | & CU NIPDAU | Level-1-260C-UNLIM |
| CD4013BM96E4 ACTIVE SOIC D 14 2500 Green (RoHS & no Sb/Br) | & CU NIPDAU | Level-1-260C-UNLIM |
| CD4013BM96G4 ACTIVE SOIC D 14 2500 Green (RoHS & no Sb/Br) | & CU NIPDAU | Level-1-260C-UNLIM |
| CD4013BME4 ACTIVE SOIC D 14 50 Green (RoHS & no Sb/Br) | & CU NIPDAU | Level-1-260C-UNLIM |
| CD4013BMG4 ACTIVE SOIC D 14 50 Green (RoHS & no Sb/Br) | k CU NIPDAU | Level-1-260C-UNLIM |
| CD4013BMT ACTIVE SOIC D 14 250 Green (RoHS & no Sb/Br) | k CU NIPDAU | Level-1-260C-UNLIM |
| CD4013BMTE4 ACTIVE SOIC D 14 250 Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4013BMTG4 ACTIVE SOIC D 14 250 Green (RoHS & no Sb/Br) | k CU NIPDAU | Level-1-260C-UNLIM |
| CD4013BNSR ACTIVE SO NS 14 2000 Green (RoHS & no Sb/Br) | k CU NIPDAU | Level-1-260C-UNLIM |
| CD4013BNSRE4 ACTIVE SO NS 14 2000 Green (RoHS & no Sb/Br) | k CU NIPDAU | Level-1-260C-UNLIM |
| CD4013BNSRG4 ACTIVE SO NS 14 2000 Green (RoHS & no Sb/Br) | k CU NIPDAU | Level-1-260C-UNLIM |
| CD4013BPW ACTIVE TSSOP PW 14 90 Green (RoHS & no Sb/Br) | k CU NIPDAU | Level-1-260C-UNLIM |
| CD4013BPWE4 ACTIVE TSSOP PW 14 90 Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| CD4013BPWG4 ACTIVE TSSOP PW 14 90 Green (RoHS & no Sb/Br) | k CU NIPDAU | Level-1-260C-UNLIM |
| CD4013BPWR ACTIVE TSSOP PW 14 2000 Green (RoHS & no Sb/Br) | k CU NIPDAU | Level-1-260C-UNLIM |
| CD4013BPWRE4 ACTIVE TSSOP PW 14 2000 Green (RoHS & no Sb/Br) | k CU NIPDAU | Level-1-260C-UNLIM |
| CD4013BPWRG4 ACTIVE TSSOP PW 14 2000 Green (RoHS & no Sb/Br) | & CU NIPDAU | Level-1-260C-UNLIM |
| JM38510/05151BCA ACTIVE CDIP J 14 1 TBD | A42 | N / A for Pkg Type |

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.



PACKAGE OPTION ADDENDUM

www.ti.com 3-May-2010

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Aug-2010

TAPE AND REEL INFORMATION





| | | Dimension designed to accommodate the component width |
|---|----|---|
| | | Dimension designed to accommodate the component length |
| | K0 | Dimension designed to accommodate the component thickness |
| | | Overall width of the carrier tape |
| Γ | P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| All differsions are norminal | | | | | | | | | | | | |
|------------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| CD4013BM96 | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| CD4013BMT | SOIC | D | 14 | 250 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| CD4013BNSR | SO | NS | 14 | 2000 | 330.0 | 16.4 | 8.2 | 10.5 | 2.5 | 12.0 | 16.0 | Q1 |
| CD4013BPWR | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

www.ti.com 20-Aug-2010



*All dimensions are nominal

| 7 till difficilities die freminial | | | | | | | |
|------------------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| CD4013BM96 | SOIC | D | 14 | 2500 | 346.0 | 346.0 | 33.0 |
| CD4013BMT | SOIC | D | 14 | 250 | 346.0 | 346.0 | 33.0 |
| CD4013BNSR | SO | NS | 14 | 2000 | 346.0 | 346.0 | 33.0 |
| CD4013BPWR | TSSOP | PW | 14 | 2000 | 346.0 | 346.0 | 29.0 |

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
 - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|-----------------------------|------------------------|----------------------------------|-----------------------------------|
| Audio | www.ti.com/audio | Communications and Telecom | www.ti.com/communications |
| Amplifiers | amplifier.ti.com | Computers and Peripherals | www.ti.com/computers |
| Data Converters | dataconverter.ti.com | Consumer Electronics | www.ti.com/consumer-apps |
| DLP® Products | www.dlp.com | Energy and Lighting | www.ti.com/energy |
| DSP | dsp.ti.com | Industrial | www.ti.com/industrial |
| Clocks and Timers | www.ti.com/clocks | Medical | www.ti.com/medical |
| Interface | interface.ti.com | Security | www.ti.com/security |
| Logic | logic.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Power Mgmt | power.ti.com | Transportation and Automotive | www.ti.com/automotive |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com | Wireless | www.ti.com/wireless-apps |
| RF/IF and ZigBee® Solutions | www.ti.com/lprf | | |

TI E2E Community Home Page

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com