# HDLx-2416 Series

Four Character 5.0 mm (0.2 inch) Smart 5x7 Alphanumeric Displays

These are 5.0 mm (0.2 inch) four character 5 x 7 dot matrix

displays driven by an on-board CMOSIC. These displays are

pin for pin compatible with the HPDL-2416. The IC stores

and decodes 7 bit ASCII data and displays it using a 5 x 7

font. Multiplexing circuitry, and drivers are also part of the

IC. The IC has fast setup and hold times which makes it easy

# **Data Sheet**

Description



### Features

- Enhanced drop-in replacement to HPDL-2416
- Smart alphanumeric display Built-in RAM, ASCII decoder, and LED drive circuitry
- CMOS IC for low power consumption
- Software controlled dimming levels and blank
- 128 ASCII character set
- End-stackable
- Categorized for luminous intensity; Yellow and Green categorized for color
- Low power and sunlight viewable AlGaAs versions
- Wide operating temperature range -40°C to +85°C
- Excellent ESD protection
- Wide viewing angle (50° typ.)

### **Absolute Maximum Ratings**

to interface to a microprocessor.

2	
Supply Voltage, V <sub>DD</sub> to Ground <sup>[1]</sup>	-0.5 V to 7.0 V
Input Voltage, Any Pin to Ground	-0.5 V to $V_{DD}$ + 0.5 V
Free Air Operating Temperature Range, T <sub>A</sub>	-40°C to +85°C
Storage Temperature, T <sub>S</sub>	-40°C to 100°C
CMOS IC Junction Temperature, TJ (IC)	+150°C
Relative Humidity (non-condensing) at 65°C	85%
Soldering Temperature [1.59 mm (0.063 in.) Below Body]	
Solder Dipping	260°C for 5 secs
Wave Soldering	250°C for 3 secs
ESD Protection, R = 1.5 k $\Omega$ , C = 100 pF	$V_Z = 2 \text{ kV}$ (each pin)

### Note:

1. Maximum Voltage is with no LEDs illuminated.

#### **Devices:**

AlGaAs Red	High Efficiency Red	Orange	Yellow	Green
HDLS-2416	HDLO-2416	HDLA-2416	HDLY-2416	HDLG-2416
HDLU-2416	HDLO-2416-DE000			HDLG-2416-FG000

ESD WARNING: Standard CMOS handling precautions should be observed with the HDLX-2416.

The address and data inputs can be directly connected to the microprocessor address and data buses.

The HDLX-2416 has several enhancements over the HPDL-2416. These features include an expanded character set, internal 8 level dimming control, external dimming capability, and individual digit blanking. Finally, the extended functions can be disabled which allows the HDLX-2416 to operate exactly like an HPDL-2416 by disabling all of the enhancements except the expanded character set. The difference between the sunlight viewable HDLS-2416 and the low power HDLU-2416 occurs at power-on or at the default brightness level. Following power up, the HDLS-2416 operates at the 100% brightness level, while the HDLU-2416 operates at the 27% brightness level. Power on sets the internal brightness control (bits 3-5) in the control register to binary code (000). For the HDLS-2416 binary code (000) corresponds to a 100% brightness level, and for the HDLU-2416 binary code (000) corresponds to a 27% brightness level. The other seven brightness levels are identical for both parts.

#### 25.15 0.38 (0.015)<sup>REF.</sup> (0.990)3.05 $\begin{array}{c} \textbf{0.25} \pm \textbf{0.13} \\ \textbf{(0.010} \pm \textbf{0.005)} \end{array} \textbf{TYP}.$ (0.120) \_ 6.35 TYP. (0.250) 10.03 (0.395) ł 10.16 (0.400) REF. 15.24 (0.600) 5.08 (0.200) 20.07 A (0.790)IMAGE PLANE - PIN 1 IDENTIFIER \_.+1 TYP. (0.095) 1.52 (0.060) REF. 3.43 (0.135)PART NUMBER DATE CODE (YEAR, WEEK) LUMINOUS INTENSITY COLOR BIN (3) 6.60 (0.260) HDLX-2416 YYWW хz .06 (0.160) REF. 4.06 0.51 ± 0.13 $(0.020 \pm 0.005)$ TYP. 2.41 - 2.54 (0.100) TYP. (0.095)

### **Package Dimensions**

NOTES:

1. UNLESS OTHERWISE SPECIFIED, THE TOLERANCE

ON ALL DIMENSIONS IS  $\pm$  0.254 mm ( $\pm$  0.010).

2. ALL DIMENSIONS ARE IN MILLIMETERS (INCHES).

Pin No.	Function	Pin No.	Function
1	CE <sub>1</sub> Chip Enable	10	GND
2	$\overline{CE}_2$ Chip Enable	11	D <sub>0</sub> Data Input
3	CLR Cle ar	12	D <sub>1</sub> Data Input
4	CUE Cursor Enable	13	D <sub>2</sub> Data Input
5	CU Cursor Select	14	D <sub>3</sub> Data Input
6	WRWrite	15	D <sub>6</sub> Data Input
7	A <sub>1</sub> Address Input	16	D <sub>5</sub> Data Input
8	A <sub>0</sub> Address Input	17	D <sub>4</sub> Data Input
9	V <sub>DD</sub>	18	BL Display Blank

### **Character Set**

			D0	0		0		0		0	1	0		•	1	0		•	
			-	-	1	-	1	-	1	-		-	1	0		-	1	0	1
	ASCI CODI		D1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
	CODI		D2	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
-			D3	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
D6	D5	D4	HEX	0	1	2	3	4	5	6	7	8	9	A	В	C	D	E	F
0	0	0	0					•		•••••									
0	0	1	1												::	# 			
0	1	0	2																
0	1	1	3			·": :					••••								•***
1	0	0	4				:												
1	0	1	5							¥						•••		•*••	
1	1	0	6		••••		:								k				
1	1	1	7		••••					•.•			••••					••••	

NOTES: 1 = HIGH LEVEL 0 = LOW LEVEL

### **Recommended Operating Conditions**

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	V <sub>DD</sub>	4.5	5.0	5.5	V

### **Electrical Characteristics over Operating Temperature Range**

 $4.5 < V_{DD} < 5.5 V$  (unless otherwise specified)

### **All Devices**

			25	° <b>(</b> [1]			
Parameter	Symbol	Min.	Тур.	Max.	Max.	Units	Test Conditions
I <sub>DD</sub> Blank	I <sub>DD</sub> (blnk)		1.0		4.0	mA	All Digits Blanked
Input Current	I	-40			10	μΑ	$V_{IN} = 0 V \text{ to } V_{DD}$ $V_{DD} = 5.0 V$
Input Voltage High	VIH	2.0			V <sub>DD</sub>	V	
Input Voltage Low	V <sub>IL</sub>	GND			0.8	V	

### HDLO/HDLA/HDLY/HDLG-2416

Parameter	Symbol	Min.	Тур.	Max.	Max.	Units	<b>Test Conditions</b>
I <sub>DD</sub> 4 digits 20 Dots/Character <sup>[2, 3]</sup>	I <sub>DD</sub> (#)		110	135	160	mA	"#" ON in All Four Locations
I <sub>DD</sub> Cursor All Dots ON @ 50%	I <sub>DD</sub> (CU)		92	110	135	mA	Cursor ON in All Four Locations

### HDLS/HDLU-2416

25°C[1]							
Part Number	Parameter	Symbol	Тур.	Max.	Max.	Units	Test Conditions
HDLS-2416	I <sub>DD</sub> 4 digits	I <sub>DD</sub> (#)	125	146	180	mA	Four "#" ON in All
HDLU-2416	20 dots/character <sup>[2,3]</sup>		34	42	52		Four Locations
HDLS-2416	I <sub>DD</sub> Cursor all dots	I <sub>DD</sub> (CU)	105	124	154	mA	Four Cursors ON in
HDLU-2416	ON @ 50%		29	36	45		All Four Locations

Notes:

1.  $V_{DD} = 5.0 V.$ 

2. Average  $I_{DD}$  measured at full brightness. Peak  $I_{DD} = 28/15$  x Average  $I_{DD}(#)$ .

3.  $I_{DD}(\#)$  max. = 130 mA for HDLO/HDLA/HDLY/HDLG-2416, 146 mA for HDLS-2416, and 42 mA for HDLU-2416 at default brightness, 150°C IC junction temperature and  $V_{DD}$  = 5.5 V.

### Optical Characteristics at 25°C<sup>[1]</sup>

V<sub>DD</sub> = 5.0 V at Full Brightness

### HDLS/HDLU-2416

Part Number	Parameter	Symbol	Min.	Тур.	Units	Test Conditions
HDLS-2416	Average Luminous Intensity per	Iv	4.0	12.7	mcd	"*" Illuminated in All Four
HDLU-2416	Digit, Character Average		1.2	3.1	mcd	Digits, 19 Dots ON per Digit
All	Peak Wavelength	λρεακ		645	nm	
	Dominant Wavelength <sup>[2]</sup>	$\lambda_d$		637	nm	

### HDL0-2416

Parameter	Symbol	Min.	Тур.	Units	Test Conditions
Average Luminous Intensity per Digit, Character Average	IV	1.2	3.5	mcd	"*" Illuminated in All Four Digits. 19 Dots ON
Peak Wavelength	λρεακ		635	nm	
Dominant Wavelength <sup>[2]</sup>	$\lambda_d$		626	nm	

### HDLA-2416

Parameter	Symbol	Min.	Тур.	Units	Test Conditions
Average Luminous Intensity per Digit, Character Average	IV	1.2	3.5	mcd	"*" Illuminated in All Four Digits. 19 Dots ON
Peak Wavelength	λρεακ		600	nm	
Dominant Wavelength <sup>[2]</sup>	$\lambda_d$		602	nm	

#### HDLY-2416

Parameter	Symbol	Min.	Тур.	Units	Test Conditions
Average Luminous Intensity per Digit, Character Average	Iv	1.2	3.7	mcd	"*" Illuminated in All Four Digits. 19 Dots ON
Peak Wavelength	λρεακ		583	nm	
Dominant Wavelength <sup>[2]</sup>	$\lambda_d$		585	nm	

### HDLG-2416

Parameter	Symbol	Min.	Тур.	Units	Test Conditions
Average Luminous Intensity per Digit, Character Average	I <sub>V</sub>	1.2	5.6	mcd	"*" Illuminated in All Four Digits. 19 Dots ON
Peak Wavelength	λρεακ		568	nm	
Dominant Wavelength <sup>[2]</sup>	$\lambda_d$		574	nm	

Notes:


1. Refers to the initial case temperature of the device immediately prior to the light measurement.

2. Dominant wavelength,  $\lambda_d$ , is derived from the CIE chromaticity diagram, and represents the single wavelength which defines the color of the device.


### AC Timing Characteristics over Operating Temperature Range at $V_{\text{DD}} = 4.5 \text{ V}$

Parameter	Symbol	Min	Units
Address Setup	t <sub>AS</sub>	10	ns
Address Hold	t <sub>AH</sub>	40	ns
Data Setup	t <sub>DS</sub>	50	ns
Data Hold	t <sub>DH</sub>	40	ns
Chip Enable Setup	t <sub>CES</sub>	0	ns
Chip Enable Hold	t <sub>CEH</sub>	0	ns
Write Time	t <sub>W</sub>	75	ns
Clear	t <sub>CLR</sub>	10	μs
Clear Disable	tclrd	1	μs

### **Timing Diagram**



### **Enlarged Character Font**



#### NOTES:

1. UNLESS OTHERWISE SPECIFIED, THE TOLERANCE ON ALL DIMENSIONS IS  $\pm$  0.254 mm (0.010").

2. DIMENSIONS ARE IN mm (INCHES).

Electrical Description	
Pin Function	Description
Chip Enable ( $\overline{CE}_1$ and $\overline{CE}_2$ , pins 1 and 2)	$\overline{CE}_1$ and $\overline{CE}_2$ must be a logic 0 to write to the display.
Clear (CLR, pin 3)	When $\overline{\text{CLR}}$ is a logic 0 the ASCII RAM is reset to 20hex (space) and the Control Register/Attribute RAM is reset to 00hex.
Cursor Enable (CUE pin 4)	CUE determines whether the IC displays the ASCII or the Cursor memory. (1 = Cursor, 0 = ASCII).
Cursor Select (CU, pin 5)	$\overline{\text{CU}}$ determines whether data is stored in the ASCII RAM or the Attribute RAM/Control Register. (1 = ASCII, 0 = Attribute RAM/Control Register).
Write (WR, pin 6)	$\overline{WR}$ must be a logic 0 to store data in the display.
Address Inputs (A <sub>1</sub> and A <sub>0</sub> , Pins 8 and 7)	A <sub>0</sub> -A <sub>1</sub> selects a specific location in the display memory. Address 00 accesses the far right display location. Address 11 accesses the far left location.
Data Inputs (D <sub>0</sub> -D <sub>6</sub> , Pins 11-17)	$D_0\text{-}D_6$ are used to specify the input data for the display.
V <sub>DD</sub> (pin 9)	V <sub>DD</sub> is the positive power supply input.
GND (pin 10)	GND is the display ground.
Blanking Input (BL, pin 18)	BL is used to flash the display, blank the display or to dim the display.

### **Display Internal Block Diagram**

Figure 1 shows the HDLX-2416 display internal block diagram. The CMOS IC consists of a 4 x 7 Character RAM, a 2 x 4 Attribute RAM, a 5 bit Control Register, a 128 character ASCII decoder and the refresh circuitry necessary to synchronize the decoding and driving of four 5 x 7 dot matrix displays.

Four 7 bit ASCII words are stored in the Character RAM. The IC reads the ASCII data and decodes it via the 128 character ASCII decoder. The ASCII decoder includes the 64 character set of the HPDL-2416, 32 lower case ASCII symbols, and 32 foreign language symbols.

A 5 bit word is stored in the Control Register. Three fields within the Control Register provide an 8 level brightness control, master blank, and extended functions disable.

For each display digit location, two bits are stored in the Attribute RAM. One bit is used to enable a cursor character at each digit location. A second bit is used to individually disable the blanking features at each digit location.

The display is blanked and dimmed through an internal blanking input on the row drivers. Logic within the IC allows the user to dim the display either through the BL input or through the brightness control in the control register. Similarly the display can be blanked through the BL input, the Master Blank in the Control Register, or the Digit Blank Disable in the Attribute RAM.




Figure 1. Internal block diagram.

### **Display Clear**

Data stored in the Character RAM, Control Register, and Attribute RAM will be cleared if the clear ( $\overline{\text{CLR}}$ ) is held low for a minimum of 10 µs. Note that the display will be cleared regardless of the state of the chip enables ( $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ). After the display is cleared, the ASCII code for a space (20hex) is loaded into all character RAM locations and 00hex is loaded into all Attribute RAM/Control Register memory locations.

### **Data Entry**

Figure 2 shows a truth table for the HDLX-2416 display. Setting the chip enables ( $\overline{CE}_1$ ,  $\overline{CE}_2$ ) to logic 0 and the cursor select ( $\overline{CU}$ ) to logic 1 will enable ASCII data loading. When cursor select ( $\overline{CU}$ ) is set to logic 0, data will be loaded into the Control Register and Attribute RAM. Address inputs A<sub>0</sub>-A<sub>1</sub> are used to select the digit location in the display. Data inputs D<sub>0</sub>-D<sub>6</sub> are used to load information into the display. Data will be latched into the display. Data will be latched into the display. Data will be latched into the display on the rising edge of the WR signal. D<sub>0</sub>-D<sub>6</sub>, A<sub>0</sub>-A<sub>1</sub>,  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CU}$  must be held stable during the write cycle to ensure that correct data is stored into the display. Data can be loaded into the display in any order. Note that when A<sub>0</sub> and A<sub>1</sub> are logic 0, data is stored in the right most display location.

### Cursor

When cursor enable (CUE) is a logic 1, a cursor will be displayed in all digit locations where a logic 1 has been stored in the Digit Cursor memory in the Attribute RAM. The cursor consists of all 35 dots ON at half brightness. A flashing cursor can be displayed by pulsing CUE. When CUE is a logic 0, the ASCII data stored in the Character RAM will be displayed regardless of the Digit Cursor bits.

### Blanking

Blanking of the display is controlled through the BL input, the Control Register and Attribute RAM. The user can achieve a variety of functions by using these controls in different combinations, such as full hardware display blank, software blank, blanking of individual characters, and synchronized flashing of individual characters or entire display (by strobing the blank input). All of these blanking modes affect only the output drivers, maintaining the contents and write capability of the internal RAMs and Control Register, so that normal loading of RAMs and Control Register can take place even with the display blanked.

CUE	BL	CLR	CE1	CE <sub>2</sub>	WR	CU	A <sub>1</sub>	A <sub>0</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Function
0	1	1														Display ASCII
1	1	1	x	x	x	x	х	x	х	x	x	x	x	x	x	Display Stored Cursor
Х	х	0					~		~	~		~	~	~	~	Reset RAMs
x	0	1														Blank Display but do not reset RAMS and Control Register
						0	0	0	Extended Functions Disable		ntensit Contro		Master Blank	Digit Blank Disable 0	Digit Cursor 0	Write to Attribute RAM and Control Register
						0	0	1	0 = Enable D <sub>1</sub> -D <sub>5</sub>	00 01	0 = 100 0 = 609 0 = 409 1 = 279	/6 /6	0 = Display ON	Digit Blank Disable 1	Digit Cursor 1	DBD <sub>n</sub> = 0, Allows Digit n to be blanked DBD <sub>n</sub> = 1 Prevents Digit n from
x	x	1	0	0	0	0	1	0	1 = Disable D <sub>1</sub> -D <sub>5</sub>	10 11	0 = 179 1 = 109 0 = 7% 1 = 3%	6	1 = Display Blanked	Digit Blank Disable 2	Digit Cursor 2	being blanked. DCn = 0 Removes cursor from Digit n
						0	1	1	D <sub>0</sub> Always Enabled		1 - 570			Digiit Blank Disable 3	Digit Cursor 3	DC <sub>n</sub> = 1 Stores cursor at Digit n
						1	0	0		Digit (	) ASCII	Data (R	ight Most Ch	aracter)	1	
x	x	1	0	0	0	1	0	1		Digit 1	1 ASCII	Data				Write to Character RAM
					Ŭ	1	1	0		Digit 2	2 ASCII	Data				
						1	1	1		Digit 3	3 ASCII	Data (Le	eft Most Chai	racter)		
			1	х	Х											
x	х	1	х	1	х	x	х	х	х	х	Х	x	х	x	х	No Change
			Х	Х	1											

0 = Logic 0; 1 = Logic 1; X = Do Not Care; \* 000 = 27% for HDLU-2416

Figure 2. Display truth table.

Figure 3 shows how the Extended Function Disable (bit  $D_6$  of the Control Register), Master Blank (bit  $D_2$  of the Control Register), Digit Blank Disable (bit  $D_1$  of the Attribute RAM), and BL input can be used to blank the display.

When the Extended Function Disable is a logic 1, the display can be blanked only with the BL input. When the Extended Function Disable is a logic 0, the display can be blanked through the BL input, the Master Blank, and the Digit Blank Disable. The entire display will be blanked if either the BL input is logic 0 or the Master Blank is logic 1, providing all Digit Blank Disable bits are logic 0. Those digits with Digit Blank Disable bits a logic 1 will ignore both blank signals and remain ON. The Digit Blank Disable bits allow individual characters to be blanked or flashed in synchronization with the BL input.

### Dimming

Dimming of the display is controlled through either the  $\overline{BL}$  input or the Control Register. A pulse width modulated signal can be applied to the  $\overline{BL}$  input to dim the display. A three bit word in the Control Register generates an internal pulse width modulated signal to dim the display. The internal dimming feature is enabled only if the Extended Function Disable is a logic 0.

Bits 3-5 in the Control Register provide internal brightness control. These bits are interpreted as a three bit binary code, with code (000) corresponding to the maximum brightness and code (111) to the minimum brightness. In addition to varying the display brightness, bits 3-5 also vary the average value of  $I_{DD}$ .  $I_{DD}$  can be specified at any brightness level as shown in Table 1.

EFD	MB	DBD <sub>n</sub>	BL	
0	0	0	0	Display Blanked by BL
0	0	х	1	Display ON
0	Х	1	0	Display Blanked by BL. Individual characters "ON" based on "1" being stored in DBD <sub>n</sub>
0	1	0	х	Display Blanked by MB
0	1	1	1	Display Blanked by MB. Individual characters "ON" based on "1" being stored in DBD <sub>n</sub>
1	х	х	0	Display Blanked by BL
1	х	х	1	Display ON

Figure 3. Display blanking truth table.

Table 1. Current Rec	uirements at Different	Brightness Levels

Symbol	D <sub>5</sub>	<b>D</b> 4	D <sub>3</sub>	Brightness	25°C Typ.	25°C Max.	Max. over Temp.	Units
<sub>DD</sub> (#)	0	0	0	100%	110	130	160	mA
	0	0	1	60%	66	79	98	mA
	0	1	0	40%	45	53	66	mA
	0	1	1	27%	30	37	46	mA
	1	0	0	17%	20	24	31	mA
	1	0	1	10%	12	15	20	mA
	1	1	0	7%	9	11	15	mA
	1	1	1	3%	4	6	9	mA




Figure 4. Intensity modulation control using an astable multivibrator (reprinted with permission from *Electronics* magazine, Sept. 19, 1974, VNU Business pub. Inc.)

Figure 4 shows a circuit designed to dim the display from 98% to 2% by pulse width modulating the BL input. A logarithmic or a linear potentiometer may be used to adjust the display intensity. However, a logarithmic potentiometer matches the response of the human eye and therefore provides better resolution at low intensities. The circuit frequency should be designed to operate at 10 kHz or higher. Lower frequencies may cause the display to flicker.

### **Extended Function Disable**

Extended Function Disable (bit  $D_6$  of the Control Register) disables the extended blanking and dimming functions in the HDLX-2416. If the Extended Function Disable is a logic 1, the internal brightness control, Master Blank, and Digit Blank Disable bits are ignored. However the  $\overline{BL}$  input and Cursor control are still active. This allows downward compatibility to the HPDL-2416.

### **Mechanical and Electrical Considerations**

The HDLX-2416 is an 18 pin DIP package that can be stacked horizontally and vertically to create arrays of any size. The HDLX-2416 is designed to operate continuously from -40°C to +85°C for all possible input conditions.

The HDLX-2416 is assembled by die attaching and wire bonding 140 LEDs and a CMOS IC to a high temperature printed circuit board. A polycarbonate lens is placed over the PC board creating an air gap environment for the LED wire bonds. Backfill epoxy environmentally seals the display package. This package construction makes the display highly tolerant to temperature cycling and allows wave soldering. The inputs to the CMOS IC are protected against static discharge and input current latchup. However, for best results standard CMOS handling precautions should be used. Prior to use, the HDLX-2416 should be stored in anti-static tubes or conductive material. During assembly a grounded conductive work area should be used, and assembly personnel should wear conductive wrist straps. Lab coats made of synthetic material should be avoided since they are prone to static charge build-up.

Input current latchup is caused when the CMOS inputs are subjected either to a voltage below ground ( $V_{in} <$  ground) or to a voltage higher than  $V_{DD}$  ( $V_{in} > V_{DD}$ ) and when a high current is forced into the input. To prevent input current latchup and ESD damage, unused inputs should be connected either to ground or to  $V_{DD}$ . Voltages should not be applied to the inputs until  $V_{DD}$  has been applied to the display. Transient input voltages should be eliminated.

# Soldering and Post Solder Cleaning Instructions for the HDLX-2416

The HDLX-2416 may be hand soldered or wave soldered with SN63 solder. When hand soldering it is recommended that an electronically temperature controlled and securely grounded soldering iron be used. For best results, the iron tip temperature should be set at  $315^{\circ}$ C (600°F). For wave soldering, a rosin-based RMA flux can be used. The solder wave temperature should be set at  $245^{\circ}$ C  $\pm 5^{\circ}$ C (473°F  $\pm 9^{\circ}$ F), and dwell in the wave should be set between 1 1/2 to 3 seconds for optimum soldering. The preheat temperature should not exceed 110°C (230°F) as measured on the solder side of the PC board.

For further information on soldering and post solder cleaning, see Application Note 1027, *Soldering LED Components*.

### **Contrast Enhancement**

The objective of contrast enhancement is to provide good readability in the end user's ambient lighting conditions. The concept is to employ both luminance and chrominance contrast techniques. These enhance readability by having the OFF-dots blend into the display background and the ON-dots vividly stand out against the same background. For additional information on contrast enhancement, see Application Note 1015.

### Intensity Bin Limits for HDLS-2416

	Intensity Range (mcd)						
Bin	Min.	Max.					
E	3.97	6.79					
F	5.55	9.50					
G	7.78	13.30					
Н	10.88	18.62					
I	15.24	26.07					
J	21.33	36.49					

### Intensity Bin Limits for HDLX-2416

	Intensity Range (mcd)					
Bin	Min.	Max.				
A	1.20	1.77				
В	1.25	2.47				
С	2.02	3.46				
D	2.83	4.85				
E	3.97	6.79				
F	5.55	9.50				
G	7.78	13.30				

### **Color Bin Limits**

		Color Range (nm)			
Color	Bin	Min.	Max.		
Yellow	3	581.5	585.0		
	4	584.0	587.5		
	5	586.5	590.0		
	6	589.0	592.5		
Green	1	576.0	580.0		
	2	573.0	577.0		
	3	570.0	574.0		
	4	567.0	571.5		

### Note:

Test conditions as specified in Optical Characteristic table.

### Note:

Test conditions as specified in Optical Characteristic table.

### Note:

Test conditions as specified in Optical Characteristic table.

For product information and a complete list of distributors, please go to our website: www.avagotech.com

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies Limited in the United States and other countries. Data subject to change. Copyright © 2008 Avago Technologies Limited. All rights reserved. Obsoletes 5989-3190EN AV02-0662EN - March 6, 2008

