SLLS115B - OCTOBER 1980 - REVISED MAY 1995

- AM26LS32A Meets or Exceeds the Requirements of ANSI EIA/TIA-422-B, EIA/TIA-423-B, and ITU Recommendations V.10 and V.11
- AM26LS32A Has ±7-V Common-Mode Range With ±200-mV Sensitivity
- AM26LS32A Has ±15-V Common-Mode Range With ±500-mV Sensitivity
- Input Hysteresis . . . 50 mV Typical
- Operates From a Single 5-V Supply
- Low-Power Schottky Circuitry
- 3-State Outputs
- Complementary Output Enable Inputs
- Input Impedance . . . 12 kΩ Min
- Designed to Be Interchangeable With Advanced Micro Devices AM26LS32[™] and AM26LS33[™]

description

The AM26LS32A and AM26LS33A are quadruple differential line receivers for balanced and unbalanced digital data transmission. The enable function is common to all four receivers and offers a choice of active-high or active-low input. The 3-state outputs permit connection direct to a busorganized system. Fail-safe design ensures that if the inputs are open, the outputs will always be high.

Compared to the AM26LS32 and the AM26LS33, the AM26LS32A and AM26LS33A incorporate an additional stage of amplification to improve sensitivity. The input impedance has been increased resulting in less loading of the bus line. The additional stage has increased propagation delay; however, this will not affect interchangeability in most applications.


The AM26LS32AC and AM26LS33AC are characterized for operation from 0°C to 70°C. The AM26LS32AM and AM26LS33AM are characterzed for operation over the full military temperature range of -55°C to 125°C.

AM26LS32AC, AM26LS33AC . . . D OR N PACKAGE AM26LS32AM, AM26LS33AM . . . J PACKAGE

(TOP VIEW)

1B [1A [1Y [1 2 3] V _{CC}] 4B] 4A
G [2Y [2A [2B]	4 5 6 7	1 1	2 1] 4Y] G] 3Y] 3A
GND	8		9] 3B

AM26LS32AM, AM26LS33AM . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

FUNCTION TABLE (each receiver)

DIFFERENTIAL	ENAE	BLES	OUTPUT
A – B	G	G	Y
	н	Х	Н
$V_{ID} \ge V_{IT+}$	Х	L	н
	Н	Х	?
$V_{IT} \leq V_{ID} \leq V_{IT}$	Х	L	?
	н	Х	L
V _{ID} ≤ V _{IT} –	Х	L	L
Х	L	Н	Z
0	н	Х	Н
Open	Х	L	Н


H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)


AM26LS32 and AM26LS33 are trademarks of Advanced Mircro Devices, Inc.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

SLLS115B - OCTOBER 1980 - REVISED MAY 1995

logic symbol[†]








[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

schematics of inputs and outputs





SLLS115B - OCTOBER 1980 - REVISED MAY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

		AM26LS32AC AM26LS33AC	AM26LS32AM AM26LS33AM	UNIT		
Supply voltage, V _{CC} (see Note 1)		7	7	V		
	Any differential input	±25	±25	V		
Input voltage, V _I	Other inputs	7	7	V		
Differential input voltage, VID (see Note 2)		±25	±25	V		
Continuous total power dissipation		See Dissipation Rating Table				
Operating free-air temperature range, TA		0 to 70	-55 to 125	°C		
Storage temperature range, T _{Stg}		-65 to 150	-65 to 150	°C		
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds D or N package		260		°C		
Case temperature for 60 seconds, T _C	FK package		260	°C		
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds	J package	300	300	°C		

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to the network ground terminal.

2. Differential voltage values are at the noninverting (A) input terminals with respect to the inverting (B) input terminals.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 125°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	—
FK	1375 mW	11.0 mW/°C	880 mW	275 mW
J	1375 mW	11.0 mW/°C	880 mW	275 mW
Ν	1150 mW	9.2 mW/°C	736 mW	—

recommended operating conditions

						AM26LS32AM AM26LS33AM			
		MIN	NOM	MAX	MIN	NOM	MAX		
Supply voltage, V _{CC}		4.75	5	5.25	4.5	5	5.5	V	
High-level input voltage, VIH		2			2			V	
Low-level input voltage, VIL				0.8			0.8	V	
	AM26LS32AC, AM26LS32AM			±7			±7	v	
Common-mode input voltage, VIC	AM26LS33AC, AM26LS33AM			±15			±15	v	
High-level output current, IOH	-			-440			-440	μA	
Low-level output current, IOL				8			8	mA	
Operating free-air temperature, T_A		0		70	-55		125	°C	



SLLS115B - OCTOBER 1980 - REVISED MAY 1995

electrical characteristics over recommended ranges of V_{CC}, V_{IC}, and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS			TYP†	MAX	UNIT	
\/. 	Positive-going input threshhold	V _O = V _{OH} min,	I _{OH} = -440 μA	AM26LS32A			0.2	v	
VIT+	voltage	vO = vOHmm,	¹ OH = -440 μA	AM26LS33A			0.5	v	
VIT-	Negative-going input threshhold	V _O = 0.45 V,	IOT = 8 wy	AM26LS32A	-0.2‡			V	
VII –	voltage	VO = 0.43 V,		AM26LS33A	-0.5‡			v	
V _{hys}	Hysteresis voltage (VIT + - VIT -)					50		mV	
VIK	Enable input clamp voltage	$V_{CC} = MIN,$	lj = -18 mA				-1.5	V	
Vou	High-level output voltage	$V_{CC} = MIN,$	V _{ID} = 1 V,	'32AC, '33AC	2.7			V	
VOH	Thigh-level output voltage	$V_{I(G)} = 0.8 V,$	I _{OH} = -440 μA	'32AM, '33AM	2.5			v	
VOL	Low-level output voltage	$V_{CC} = MIN,$	$V_{ID} = -1 V$,	I _{OL} = 4 mA			0.4	v	
VOL		$V_{I(G)} = 0.8 V$		I _{OL} = 8 mA			0.45	v	
loz	Off-state (high-impedance-state)	$V_{CC} = MAX$	v	V _O = 2.4 V			20	μA	
102	output current			V _O = 0.4 V			-20	μΛ	
6	Line input current	V _{I =} 15 V,	Other input at -	10 V to 15 V			1.2	mA	
11	Line input current	V _I = -15 V,	Other input at -	15 V to 10 V			-1.7		
ll(EN)	Enable input current	VI = 5.5 V					100	μΑ	
IIН	High-level enable current	VI = 2.7 V					20	μA	
۱ _۱	Low-level enable current	$V_{I} = 0.4 V$					-0.36	mA	
rj	Input resistance	$V_{IC} = -15 \text{ V to}$	15 V, One input	t to ac ground	12	15		kΩ	
los	Short-circuit output current§	V _{CC} = MAX	V _{CC} = MAX				-85	mA	
ICC	Supply current	V _{CC} = MAX,	All outputs disabl	led		52	70	mA	

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$, and $V_{IC} = 0$. [‡] The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold levels only.


§ Not more than one output should be shorted to ground at a time, and duration of the short circuit should not exceed one second.

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER		TEST CC	MIN	TYP	MAX	UNIT	
^t PLH	Propagation delay time, low-to-high-level output	$C_{1} = 15 \text{ pc}$	See Figure 1	Soo Figuro 1	20	35	ns
^t PHL	Propagation delay time, high-to-low-level output	C _L = 15 pF,	See Figure 1		22	35	ns
^t PZH	Output enable time to high level	C _L = 15 pF,	See Figure 1		17	22	ns
t _{PZL}	Output enable time to low level				20	25	ns
^t PHZ	Output disable time from high level	C _L = 5 pF,	See Figure 1		21	30	ns
^t PLZ	Output disable time from low level				30	40	ns



SLLS115B - OCTOBER 1980 - REVISED MAY 1995



PARAMETER MEASUREMENT INFORMATION


B. All diodes are 1N3064 or equivalent.

C. Enable G is tested with \overline{G} high; \overline{G} is tested with G low.

Figure 1




SLLS115B - OCTOBER 1980 - REVISED MAY 1995






SLLS115B - OCTOBER 1980 - REVISED MAY 1995

TYPICAL CHARACTERISTICS





SLLS115B - OCTOBER 1980 - REVISED MAY 1995




TYPICAL CHARACTERISTICS



SLLS115B - OCTOBER 1980 - REVISED MAY 1995

APPLICATION INFORMATION



 † R_T equals the characteristic impedance of the line.

Figure 13. Circuit With Multiple Receivers



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.


Copyright © 1995, Texas Instruments Incorporated

MECHANICAL DATA

MPDI002A - JANUARY 1995 - REVISED OCTOBER 1995

PLASTIC DUAL-IN-LINE PACKAGE

N (R-PDIP-T**) 16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-001 (20-pin package is shorter than MS-001).

