

DISPLAY Elektronik GmbH

DATA SHEET

LCD MODULE

DEM 128160A CCH-PW-N 1,9” C-STN-MODULE

Product specification

Version: 1

26/SEP /2005

GENERAL SPECIFICATION

MODULE NO. :

DEM 128160A CCH-PW-N

CUSTOMER

VERSION NO.	CHANGE DESCRIPTION	DATE
0	ORIGINAL VERSION	02/02/2005
1	ADDING ROHS VERSION	20/09/2005

PREPARED BY: ZXD

DATE: 20/09/2005

APPROVED BY: MH

DATE: 20/09/2005

CONTENTS

1. FUNCTIONS &FEATURES2

2. MODULE ARTWORK.....2

3. EXTERNAL DIMENSIONS3

4. BLOCK DIAGRAM4

5. PIN ASSIGNMENT5

6. ABSOLUTE MAXIMUM RATINGS.....6

7. DC CHARACTERISTICS6

8. AC CHARACTERISTICS10

9. OPTICAL CHARACTERISTICS.....12

10. QUALITY ASSURANCE13

11. RELIABILITY TEST16

12. LCD MODULES HANDLING PRECAUTIONS16

13. OTHERS17

1. FUNCTIONS & FEATURES


MODULE MODEL	LCD TYPE	POLARIZER TYPE	BACKLIGHT
DEM 128160A CCH-PW-N	C-STN	Transmissive Negative Mode	White LED

- Display Size : 1.9"- COLOR-STN
- Display Color : 65K Color
- IC Type : S6B33B2 (Samsung)
- Viewing Direction : 6 o'clock
- Driving Scheme : 1/162 Duty, 1/7Bias
- Power Supply voltage : 3.0 Volt (typ.)
- Lcd Voltage : 14.4V (typ.)
- Backlight color : White LED-Lightguide
- Operating Temperature : -20°C ~ 70°C
- Storage Temperature : -30°C ~ 80°C

2. MODULE ARTWORK


- Module size : 47.9 mm × 88.0 mm × 3.66 mm
- Viewing Area : 34.5 mm × 38.9 mm
- Dot number : 128 × 3 (R.G.B) × 160 DOTS
- Dot Size : 0.215 mm × 0.069 mm
- Dot Gap : 0.010 mm

3. EXTERNAL DIMENSIONS



NOTE:
UNMARKED TOLERANCE IS ±0.30

4. BLOCK DIAGRAM



5. PIN ASSIGNMENT

Pin NO.	Symbol	Function			
1~3	PS MPU[1:0]	MPU interface select pin			
		PS	MPU[1]	MPU[0]	Description
		H	L	L	8080-series 8bit interface
		H	L	H	8080-series 16bit interface
		H	H	L	6800-series 8bit interface
		H	H	H	6800-series 16bit interface
		L	L	X	3 pin SPI(Write only)
		L	H	X	4 pin SPI(Write only)
4	CS1B	Chip select input pins Data / instruction I/O is enabled only when CS1B is "L". When chip select is non-active, DB0 to DB15 may be high impedance.			
5	RSTB	Reset input pin. When RSTB is "L", initialization is executed.			
6	D/I (RS)	Data / Instruction select input pin – D/I = "H": DB0 to DB15 are display data – D/I = "L": DB0 to DB7 are instruction data			
7	WRB (R/W)	Read / Write execution control pin			
		PS	MPU	MPU Type	WRB
		H	H	6800-series	R/W
		H	L	8080-series	WRB
8	RDB (E)	Read / Write execution control pin			
		MPU[1]	MPU Type	RDB	Description
		H	6800-series	E	Read / Write control input pin – R/W = "H": When E is "H", DB0 to DB15 are in an output status. – R/W = "L": The data on DB0 to DB15 are latched at the falling edge of the E signal.
		L	8080-series	RDB	Read enable clock input pin When RDB is "L", DB0 to DB15 are in an output status.
9~24	DB[15:8] DB[7]/SDI DB[6]/SCL DB[5:0]	-DB[15:0]: 16-bit bi-directional data bus. -SDI: Serial data input pin. The data is latched at the rising edge of SCL. -SCL: Serial clock input pin.			
25	Vdd	Power supply			
26	Vss	Ground			
27	LED(+)	Power supply voltage for LED			
28	LED(-)	LED GND			

6. ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Power supply for logic	VDD-VSS	-0.3 to +3.3	V
Power supply for LCD driver	VCC – VEE	22	V
Input Voltage	Vin	- 0.3 to VDD +0.3	V
Operating Temperature range	Top	-20 to +70	°C
Storage Temperature range	Tst	-30 to +80	°C
Led Voltage	Vled	0 to 10.4	V
Current of Led	Iled	0 to 25	mA

7. DC CHARACTERISTICS

7.1 DC CHARACTERISTICS

(Vss = 0V, VDD3 = 1.8 to 3.3V, Ta = -30 to 70 °C)

Item		Symbol	Condition	Min	Typ	Max	Unit	Remarks
Operating voltage		VDD3		1.8		3.3	V	VDD3
Operating voltage		VIN1		2.4	-	3.6	V	VIN1,VIN1A
Operating voltage		VIN2		2.4	-	7.2	V	
Operating voltage		VIN45		2.4	-	7.2	V	VOUT45
Operating voltage		DC2IN	1/4 Bias	1.5	-	3.0	V	DC2OUT
			1/5 Bias	1.33	-	2.67		
			1/6 Bias	1.67	-	3.33		
			1/7 Bias	1.5	-	3.0		
Operating voltage		2Vr	2Vr = (+VR)- (-VR)	4.0	-	20	V	+VR, -VR
Driving voltage input range		VM	External power supply mode	1.0		2.0	V	VMOUT
		VCC		5.0		12.0	V	VRP
		VEE		-3.0		-8.0	V	VRN
Input voltage	High	VIH		0.8VDD	-	VDD	V	
	Low	VIL		VSS	-	0.2VDD		
Output voltage	High	VOH	IOH = 0.5mA	0.8VDD	-	VDD	V	
	Low	VOL	IOL = 0.5mA	VSS	-	0.2VDD		
Input leakage current		IIL	VIN = VDD or VSS	-1.0	-	+1.0	μA	
Output leakage current		IOZ	VIN = VDD or VSS	-3.0	-	+3.0	μA	
Oscillator Frequency Tolerance	Normal or Partial 0	FOSC1	R1=90kOhm (fFR=100Hz target), DSG=1, 162 display lines	155.5	172.8	190.1	kHz	OSC1 - OSC2
	Partial 1	FOSC2	R1=300kOhm (fFR=77Hz target), 66 display lines	44.35	49.28	54.21	kHz	OSC3 - OSC4
Oscillator Frequency Range	Normal or Partial 0	FOSC1	(*1)	61.44		259.2	kHz	OSC1 - OSC2
	Partial 1	FOSC2	(*2)	29.44		88.32	kHz	OSC3 - OSC4
Driving voltage input range		V1		2.0	-	4.0	V	
		VM		1.0		2.0		
Regulator output range		REG OUT	REG_ENB = “L”	1.8	-	2.2	V	

(*1) Minimum oscillator frequency range is defined at fFR=60Hz and display line number=96

Maximum oscillator frequency range is defined at fFR=150Hz and display line number=162

(*2) Minimum oscillator frequency range is defined at fFR=40Hz and display line number=69

Maximum oscillator frequency range is defined at fFR=120Hz and display line number=69

Item		Symbol	Condition	Min	Typ	Max	Unit	Remarks
Driver output resistance	SEG	RON-Seg	V1=3.0 V, V0=0V, Ta = 25°C, Iload=50uA	-	1.5	3.0	kΩ	SEGn
	COM	RON-Com	VCC=10.5 V, VM=1.5V, VEE=-7.5V, Ta = 25°C, Iload=100uA	-	1.0	1.5	kΩ	COMn
Current consumption	Normal Mode	IDD	VDD3=VIN1=3.0V, V1=3.0V,Bias(1)=1/6, DC(1)=x1.5, Ta=25°C, Display line=162 DSG=1 (No dummy) fOSC1=172.8kHz (fFR=100Hz)Low current mode, No load, No access, All white pattern	-	750	950	μA	VDD3 + VIN1
	Partial1 Mode		VDD3=VIN1=3.0V, V1=3.0V,Bias(2)=1/5, DC(2)=x1.5, Ta=25°C, 1/66 duty fOSC2=49.28kHz (fFR=70Hz)Low current mode, No load, No access, All white pattern	-	300	500	μA	


* : “TBD” is determined from lowest power consumption for dc-dc converter.

(Vss = 0V, VDD3 = 1.8 to 3.3V, VIN1=2.4 to 3.6V, Ta = -30 to 70 °C)

Item	Symbol	Condition	Min	Typ	Max	Unit	Remarks
Voltage shift range(*1)	Δ (+VR)	Isource = 80uA	-	-	150	mV	+VR
	Δ (V1)	Isource = 250uA	-	-	20	mV	V1
	Δ (VM)	Isource,sink = 250uA	-	-	20	mV	VM
	Δ (-VR)	Isink = 80uA	-	-	150	mV	-VR

(*1) Voltage shift means output voltage difference between output current = Iload and no-load.

Refer to the following figure. (in case of source current mode)



Item	Symbol	Condition	Min	Typ	Max	Unit	Remarks
Tolerance of Bias ratio	Δ (+VR)_0 Δ (-VR)_0(*1)	No load	-100	-	+100	mV	+VR -VR

(*1) Tolerance of bias ratio definition

Δ (+VR)_0 = ((+VR) - VM) - VM / Bias

Δ (-VR)_0 = (VM - (-VR)) - VM / Bias

(V_{SS} = 0V, VDD3 = 1.8 to 3.3V, VIN1=2.4 to 3.6V, Ta = -30 to 70 °C)

Item	Symbol	Condition		Min	Typ	Max	Unit	Remarks
Temperature compensation	ΔV_t	VDD3=VIN1=V1=3.0V, -20 to 70 °C		-0.02	-	+0.02	%/°C	V1
Tolerance of Contrast step of V1	ΔV_{step}			3.13	6.27	9.41	mV	V1
Voltage range	ΔV_1 ΔV_M	Contrast set = FFh	V1	3.95	4.00	4.05	V	V1
			VM	1.95	2.00	2.05	V	VM
		Contrast set = 00h	V1	1.95	2.00	2.05	V	V1
			VM	0.95	1.00	1.05	V	VM

Item		Condition		Max	Unit	Ref
		Load current	Voltage range			
Offset Voltage	$ +VR-VM - VM -(-VR) $	I Load = +100uA (+VR) I Load = -100uA (-VR)	+VR=5.0~12.0 V V1=2.0~4.0V VM=1.0~2.0V	150	mV	Fig.1
	$ V1-VM - VM-V0 $	I Load = +100uA (V1, VM) I Load = +100uA (+VR) I Load = -100uA (-VR)	VM=1.0~2.0V -VR=-3.0~-8.0 V	50	mV	Fig.2




Fig. 1: Offset voltage definition (+VR, VM, -VR)





Fig. 2: Offset voltage definition (V1, VM, V0)

(V_{SS} = 0V, V_{DD3} = 1.8 to 3.3V, VIN1=2.4 to 3.6V, Ta = -30 to 70 °C)

Item		Range	
		Min	Max
Voltage Level	V1OUT	2.0V	4.0 V (DC(1) and DC(2) = X2) (*1)
	VMOUT	1.0V	2.0 V (DC(1) and DC(2) = X2) (*2)
	DC2OUT	1.33V (1/5 Bias, V1OUT = 2V)	3.33V (DC(1) and DC(2) = X2) (*3) (1/6 Bias, V1OUT = 4V)

(*1) This definition is shown as below



Delta V > 0.5 V (VIN45 = VOUT45)

If V1OUT input voltage is set over VIN45,

V1OUT output voltage must be clipped near VIN45

In this case, V1OUT output level must not be unstable. Refer to Fig.1





Fig. 1

(*2) This definition is shown as below



Delta v > 0.3V

If VMOUT input voltage is set over VIN1,

VMOUT output voltage must be clipped near VIN1.

In this case, VMOUT output level must not be unstable. Refer to Fig.2





Fig.2

(*3) This definition is shown as below



Delta V > 0.5 V (VIN2 = VOUT45)

If DC2OUT input voltage is set over VIN2,

DC2OUT output voltage must be clipped near VIN2.

In this case, DC2OUT output level must not be unstable. Refer to Fig.3




Fig. 3

7.2 ELECTRICAL CHARACTERISTICS OF BACKLIGHT

Item	Symbol	Min.	Typ.	Max.	Unit	Remark
Starting Voltage	Vled	-	10.2	10.4	V	Ta=25°C
Led Current	Iled	-	15	25	mA	Ta=25°C

8. AC CHARACTERISTICS

8-1. Read / Write Characteristics (8080-series MPU)




Figure. Parallel Interface (8080-series MPU) Timing Diagram

Table. AC Characteristics (8080-series Parallel Mode)

(V_{DD3} = 1.8 to 3.3V, Ta = -30 to +70°C)

Item	Signal	Symbol	Condition	Min.		Max. (3.3V/1.8V)	Unit
				3.3V	1.8V		
Address setup time	D/I	t _{AS80}		0	0	-	ns
Address hold time		t _{AH80}		0	0	-	ns
System cycle time		t _{CY80}		150	360	-	ns
Pulse width low for write	WRB (WRB)	t _{PWLW}		50	100	-	ns
Pulse width high for write		t _{PWHW}		30	75	-	ns
Pulse width low for read	RDB (RDB)	t _{PWLR}		5	10	-	ns
Pulse width high for read		t _{PWHR}		28	54	-	ns
Data setup time	DB0 to DB15	t _{DS80}		-		60 / 120	
Data hold time		t _{DH80}		-		60 / 120	
Read access time		t _{ACC80}	CL = 100	-		50 / 100	
Output disable time		t _{OD80}	pF	-		50 / 100	

NOTE:*1. The input signal rise time and fall time (t_r, t_f) is specified at 10 ns or less.(t_r + t_f) < (t_{CY80} - t_{PWLW} - t_{PWHW}) for write, (t_r + t_f) < (t_{CY80} - t_{PWLR} - t_{PWHR}) for read

8-2. Read / Write Characteristics (6800-series Microprocessor)




Figure. Parallel Interface (6800-series MPU) Timing Diagram

Table. AC Characteristics (6800-series Parallel Mode)

(V_{DD3} = 1.8 to 3.3V, T_a = -30 to +70°C)

Item	Signal	Symbol	Condition	Min.		Max. (3.3V/1.8V)	Unit
				3.3V	1.8V		
Address setup time	D/I	t _{AS68}		0	0	-	ns
Address hold time	R/W	t _{AH68}		0	0	-	
System cycle time		t _{CY68}		150	360	-	ns
Enable width high for write Enable width low for write	RDB (E)	t _{EWHW}		50	100	-	ns
		t _{EWLW}		30	75	-	
Enable width high for read Enable width low for read	RDB (E)	t _{EWHR}		5	10	-	ns
		t _{EWLR}		28	54	-	
Data setup time	DB0 to DB15	t _{DS68}		-		60 / 120	
Data hold time		t _{DH68}					
Read access time		t _{ACC68}	CL = 100	-		50 / 100	
Output disable time		t _{OD68}	pF				

NOTE: *1. The input signal rise time and fall time (t_r, t_f) is specified at 10 ns or less.(t_r + t_f) < (t_{CY68} - t_{EWHW} - t_{EWLW}) for write, (t_r + t_f) < (t_{CY68} - t_{EWHR} - t_{EWLR}) for read

8-3. Serial Data Interface Timing




Figure . Serial Interface Timing Diagram

Table . Serial Data Interface Timing

(V_{DD3} = 1.8 to 3.3V, Ta = -30 to +70°C)

Item	Signal	Symbol	Condition	Min.	Max.	Unit
SCL Cycle Time	SCL	t _{SCYC}		120	-	ns
SCL High Pulse Width	SCL	t _{SHW}		60	-	ns
SCL Low Pulse Width	SCL	t _{SLW}		60	-	ns
SDI Setup time	SDI	t _{SDS}		60	-	ns
SDI Hold time	SDI	t _{SDH}		60	-	ns
D/I Setup time	D/I	t _{SAS}		60	-	ns
D/I Hold time	D/I	t _{SAH}		60	-	ns
Chip Select Setup time	CS1B(CS2)	t _{CSS}		60	-	ns
Chip Select Hold time	CS1B(CS2)	t _{CHS}		60	-	ns

9. OPTICAL CHARACTERISTICS

9.1 OPTICAL CHARACTERISTICS OF LCD

Ta=25°C (Backlight on)

Item			VALUE	Purpose
Chroma	R	X	0.47	preferably
		Y	0.32	
	G	X	0.27	preferably
		Y	0.44	
	B	X	0.15	preferably
		Y	0.12	
Lightness	R		16.3	OK
	G		35.1	OK
	B		15.1	OK

Item	Test Condition	Fact	Purpose
Response Time(Tr+Td)	@25°C(mS)	280+180	OK
	@-10°C(mS)	1120+920	OK
Contrast(Max)	@25°C 14.5V	46	OK
Viewing Cone	Direction	Color display angle of view	
	6:00	50°	OK
	9:00	40°	OK
	12:00	42°	OK
	3:00	50°	OK

9.2 OPTICAL CHARACTERISTICS OF BACKLIGHT




Item	Min.	Typ.	Max.	Unit
Brightness	2200	2536	2678	cd/m ²
Uniformity	80	-	90	%

10. QUALITY ASSURANCE

10-1. Electric Characteristic

No.	Item	Judgement Criteria
1	No indicate	NO - GO
2	Miss-operation	NO - GO
3	Partially	NO - GO
4	Contrast non-uniform	Notable non-uniform is not allowed
5	Contrast	According to specification
6	Response speed	According to specification

10-2. Light-On Outline

No.	Item	Judgement Criteria										
1	Dot Pin Hole	 (I)$(a+b)/2\leq 0.4X$ (II)Tolerance dots:7 dots (but not concentration) Remark:X=Segment wide										
2	Dot deform	 (I)$a,b\leq 0.5X,W\leq 0.3X$ (II) Can not be short										
3	Dot too fat/thin	Dot width $\leq \pm 15\%$										
4	Defect of aligning	 <table><tr><th>Φ grain size (mm)</th><th>Tolerance Dots</th></tr><tr><td>$\Phi \leq 0.5$</td><td>neglect</td></tr><tr><td>$0.5 < \Phi \leq 1.0$</td><td>5</td></tr><tr><td>$1.0 < \Phi \leq 1.5$</td><td>3</td></tr><tr><td>$1.5 < \Phi \leq 2.0$</td><td>2</td></tr></table> (I) Φ grain size showed by $(a+b)/2$ (II) Allowed Dots : 7 Dots.	Φ grain size (mm)	Tolerance Dots	$\Phi \leq 0.5$	neglect	$0.5 < \Phi \leq 1.0$	5	$1.0 < \Phi \leq 1.5$	3	$1.5 < \Phi \leq 2.0$	2
Φ grain size (mm)	Tolerance Dots											
$\Phi \leq 0.5$	neglect											
$0.5 < \Phi \leq 1.0$	5											
$1.0 < \Phi \leq 1.5$	3											
$1.5 < \Phi \leq 2.0$	2											

10-3. LCD Panel Outline

No.	Item	Judgement Criteria															
1	Panel (include polarizer, reflector) Black spots, White spots, Fiber, Scratch, Space concentration,	(1) Black Spots/White Spots															
		<table><tr><td>Φ grain size (mm)</td><td>Tolerance Dots</td></tr><tr><td>$\Phi \leq 0.10$</td><td>neglect</td></tr><tr><td>$0.10 < \Phi \leq 0.15$</td><td>3</td></tr><tr><td>$0.15 < \Phi \leq 0.20$</td><td>3</td></tr><tr><td>$0.20 < \Phi \leq 0.25$</td><td>1</td></tr><tr><td>$0.25 < \Phi$</td><td>0</td></tr></table>	Φ grain size (mm)	Tolerance Dots	$\Phi \leq 0.10$	neglect	$0.10 < \Phi \leq 0.15$	3	$0.15 < \Phi \leq 0.20$	3	$0.20 < \Phi \leq 0.25$	1	$0.25 < \Phi$	0			
		Φ grain size (mm)	Tolerance Dots														
		$\Phi \leq 0.10$	neglect														
		$0.10 < \Phi \leq 0.15$	3														
		$0.15 < \Phi \leq 0.20$	3														
		$0.20 < \Phi \leq 0.25$	1														
		$0.25 < \Phi$	0														
		(I) Φ grain size: (long diameter + short diament) /2 = average diameter															
		(II) for more defect condition , Total quantity of spots : 5 pcs															
		(III) for more defect condition , partition distance must over 5mm															
		(2) Line Defect															
		<table><tr><td colspan="2">Φ grain size (mm)</td><td rowspan="2">Tolerance Dots</td></tr><tr><td>Length</td><td>Wide</td></tr><tr><td>$\Phi \leq 2.0$</td><td>$\Phi \leq 0.02$</td><td>neglect</td></tr><tr><td>$2.0 < \Phi \leq 3.0$</td><td>$0.02 < \Phi \leq 0.04$</td><td>5</td></tr><tr><td>$3.0 < \Phi \leq 4.0$</td><td>$0.04 < \Phi \leq 0.05$</td><td>2</td></tr><tr><td>$4.0 < \Phi$</td><td>$0.05 < \Phi$</td><td>0</td></tr></table>	Φ grain size (mm)		Tolerance Dots	Length	Wide	$\Phi \leq 2.0$	$\Phi \leq 0.02$	neglect	$2.0 < \Phi \leq 3.0$	$0.02 < \Phi \leq 0.04$	5	$3.0 < \Phi \leq 4.0$	$0.04 < \Phi \leq 0.05$	2	$4.0 < \Phi$
Φ grain size (mm)		Tolerance Dots															
Length	Wide																
$\Phi \leq 2.0$	$\Phi \leq 0.02$	neglect															
$2.0 < \Phi \leq 3.0$	$0.02 < \Phi \leq 0.04$	5															
$3.0 < \Phi \leq 4.0$	$0.04 < \Phi \leq 0.05$	2															
$4.0 < \Phi$	$0.05 < \Phi$	0															
2	Scratch ,Glass Polarizer , Reflector	Follow the above NO.1 (2) Line Defect.															
3	Bubble , Polarizer , Reflector	<table><tr><td>Φ grain size (mm)</td><td>Tolerance Dots</td></tr><tr><td>$\Phi \leq 0.3$</td><td>neglect</td></tr><tr><td>$0.3 < \Phi \leq 0.5$</td><td>3</td></tr><tr><td>$0.5 < \Phi \leq 1.0$</td><td>1</td></tr><tr><td>$1.0 < \Phi$</td><td>0</td></tr></table>	Φ grain size (mm)	Tolerance Dots	$\Phi \leq 0.3$	neglect	$0.3 < \Phi \leq 0.5$	3	$0.5 < \Phi \leq 1.0$	1	$1.0 < \Phi$	0					
		Φ grain size (mm)	Tolerance Dots														
		$\Phi \leq 0.3$	neglect														
		$0.3 < \Phi \leq 0.5$	3														
		$0.5 < \Phi \leq 1.0$	1														
		$1.0 < \Phi$	0														
		(I) Φ grain size = average diameter															

10-4. General Outline

No.	Item	Judgement Criteria
1	Glass Crack	Panel Spec : (I) $a, b \leq 0.5(\text{mm})$, neglect. (II) $a \leq 5(\text{mm})$ or the length less of crack is 10% than panel length , the criteria follow stricter. (III) $b \leq 2(\text{mm})$, $c \leq t$. (IV) Follow above , the allowed dots ≤ 2 dots.
2	Panel cracks ITO terminal	Panel Spec : (I) $a \leq 2(\text{mm})$. (II) $b \leq 25\%$ of d , And $c \leq t$. (III) Follow above , the allowed cracks ≤ 2 cracks. (IV) 2 continuous cracks at panel are not allowed. Panel Spec : (I) $a \leq 2\text{mm}$, $b \leq 1/3$ ITO terminal and $c \leq t$ (II) a : length can not crack to ITO .
3	Seal side crack	Panel Spec : (I) $a \leq b/3$, $c \leq t/2$, $d \leq 3\text{mm}$, and b is width of seal. (II) Follow above, The allowed cracks ≤ 2 cracks .

11. RELIABILITY TEST

Operating life time: Longer than 50000 hours

(at room temperature without direct irradiation of sunlight)

Reliability characteristics shall meet following requirements.

TEMPERATURE TESTS	NORMAL GRADE
High temperature storage	+70°C *96hrs (Without Polarizer)
Low temperature storage	-30°C* 4hrs
High temperature operation	+60°C *96hrs
Low temperature operation	-20°C *4hrs
High temperature, High humidity	+60°C* 95%RH *96hrs (Without Polarizer)
Thermal shock	-20°C *30min. 10s↓ +60°C *30min. ← 5Cycles
Vibration test	Frequency *Swing * Time 40Hz * 4mm * 4hrs
Drop test	Drop height*Times 1.0m * 6times

12. LCD MODULES HANDLING PRECAUTIONS

- The display panel is made of glass. Do not subject it to a mechanical shock by dropping it from a high place, etc.
- If the display panel is damaged and the liquid crystal substance inside it leaks out, do not get any in your mouth. If the substance come into contact with your skin or clothes promptly wash it off using soap and water.
- Do not apply excessive force to the display surface or the adjoining areas since this may cause the color tone to vary.
- The polarizer covering the display surface of the LCD module is soft and easily scratched. Handle this polarize carefully.
- To prevent destruction of the elements by static electricity, be careful to maintain an optimum work environment.
 - Be sure to ground the body when handling the LCD module.
 - Tools required for assembly, such as soldering irons, must be properly grounded.
 - To reduce the amount of static electricity generated, do not conduct assembly and other work under dry conditions.
 - The LCD module is coated with a film to protect the display surface. Exercise care when peeling off this protective film since static electricity may be generated.
- Storage precautions

When storing the LCD modules, avoid exposure to direct sunlight or to the light of fluorescent lamps. Keep the modules in bags designed to prevent static electricity charging under low temperature / normal humidity conditions (avoid high temperature / high humidity and low temperatures below 0°C). Whenever possible, the LCD modules should be stored in the same conditions in which they were shipped from our company.

13. OTHERS

- Liquid crystals solidify at low temperature (below the storage temperature range) leading to defective orientation of liquid crystal or the generation of air bubbles (black or white). Air bubbles may also be generated if the module is subjected to a strong shock at a low temperature.
- If the LCD modules have been operating for a long time showing the same display patterns may remain on the screen as ghost images and a slight contrast irregularity may also appear. Abnormal operating status can be resumed to be normal condition by suspending use for some time. It should be noted that this phenomena does not adversely affect performance reliability.
- To minimize the performance degradation of the LCD modules resulting from caused by static electricity, etc. exercise care to avoid holding the following sections when handling the modules:
 - Exposed area of the printed circuit board
 - Terminal electrode sections.