Display Elektronik GmbH

DATA SHEET

LCD MODULE

DEP 16217-Y

Product Specification

Ver.: 7

Contents

1.Module Basic Specification	2
2.Mechanical Drawing	3
3.Pin Definition	4
4.Absolute Maximum Ratings	5
5.Timing Characteristics	6
6. Reference Sequence	q

1. Module Basic Specification

1.1 Display Specifications


1) Display Mode: Passive Matrix OLED
2) Display Color: Yellow(monochrome)

3) Drive Duty: 1/16 Duty 4) Controller Driver:US2066

1.2 Module Features

Items	Specification	Unit		
Diagonal A/A Size	2.26	Inch		
Number of dots	16 Characters ($5 \times 8 \text{ dots}$) $\times 2 \text{ Lines}$	dot		
Module size	84,00×44,00	mm		
Active Area	56.22×11.52	mm		
viewing Area	57,00×14.52	mm		
Character Pitch	3.55×5.95	mm		
Character Size	2.97×5.57	mm		
Dot Pitch	0.60×0.70	mm		
Dot Size	0.57×0.67	mm		
General Tolerance	± 0.20	mm		

2. Mechanical Drawing



3.Pin Definition

3.1 JP1:

Pin number	Symbol	Type	Function
1	CS	I	This pin is chip select input (active LOW)
2	RES	I	This pin is reset signal input (active LOW)
3	DC	I	This is DATA/COMMAND control pin. When it is pulled HIGH, the data at D[0~7] is treated as data. When it is pulled LOW, the data at D[0~7] will be transferred to the command register. For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams.
4	RW	I/O	This is read/write control input pin connecting to the MCU interface. When interface to a 6800-series microprocessor, Read mode will be carried out when this pin is pulled HIGH and write mode when low .When interface to an 8080-microprocessor, this pin will be the data Write input. When serial interface is selected, this pin must be connected to Vss
5	RD	I	When interface to a 6800-series microprocessor, this pin will be used as the Enable(E) signal, When interface to an 8080-microprocessor, this pin receives the Read(RD#)signal.
6-13	D0-D7	I/O	These are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK. When I2C mode is selected, D2 & D1 should be tired together and serve as SDAout & SDAin in application and D0 is the serial clock input SCL.
14	VDD	P	3.3V power supply
15	VSS	P	Power supply ground
16	NC		

3.2 Jump

BS0/BS1/BS2:MUC bus interface selection pin(BS0 pulled LOW in internal).

BS[2:0]	Interface
000	Serial Interface
001	Invalid
010	I ² C
011	Invalid
100	8-bit 6800 parallel
101	4-bit 6800 parallel
110	8-bit 8080 parallel
111	4-bit 8080 parallel

Notes: "0"connection GND and "1"connection VDD.

4.	Absolute	Maximum	Ratings.
----	-----------------	---------	----------

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for logic	VDD	-0.3	5.5	V	1,2
Supply Voltage for display	VCC	0	13	V	1,2
Operating Temperature	Тор	-40	70	°C	-
Storage Temperature	Тѕтс	-40	85	°C	-
Life time (100cd/m²)		50000	-	hour	3

Notes1:

All the above voltages are on the basis of "Vss = 0V"

Notes2:

When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur, also for normal operations, it is desirable to use this module under the conditions according to Section 3."Optics and Electrical Characteristics "If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

Notes3:

VCC = 7.25V, $Ta = 25^{\circ}$ C, 50% Checkerboard.


Software configuration follows Section 6.4 Initialization. End of lifetime is specified as 50% of initial brightness reached. The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

5. Timing Characteristics

5.1 68XX-Series MPU Parallel Interface Timing Characteristics:

 $(TA=25^{\circ}C, V_{DD} - V_{SS}=1.65V \text{ to } 3.3V)$


Symbol	parameter	Min	Type	Max	Unit
tcycle	Clock Cycle Time (write cycle)	400	-	-	ns
tas	Address Setup time	13	-	-	ns
tан	Address Hold time	17	-	-	ns
tosw	Write Data Setup Time	35	-	-	ns
tdhw	Write Data Hold time	18	-	-	ns
tdhr	Read Data Hold Time	13	-	-	ns
toн	Output Disable Time	10	-	90	ns
tacc	Access Time (RAM)			125	ns
	Access Time (command)	-	-	123	115
PWcsl	Chip Select Low Pulse Width (read RAM)	250	-	-	ns
	Chip Select Low Pulse Width (read command)	250	-	-	ns
	Chip Select Low Pulse Width (write)	50	-	-	ns
PWcsh	Chip select High Pulse Width (read)	155	-	-	ns
	Chip Select High Pulse Width (write)	55	-	-	ns
tr	Rise Time	-	-	15	ns
tr	Fall Time	-	-	15	ns




5.2 80XX-Series MPU Parallel Interface Timing Characteristics:

 $(TA=25^{\circ}C, V_{DD} - V_{SS}=1.65V \text{ to } 3.3V)$

Symbol	parameter	Min	Type	Max	Unit
tcycle	Clock Cycle Time (write cycle)	400	-	1	ns
tas	Address Setup time	13	-	1	ns
tah	Address Hold time	17	-	1	ns
tcs	Chip Select time	0	-	-	ns
tcsh	Chip select Hold Time To read signal	0	-	1	ns
tcsf	Chip select hold time	0	-	1	ns
tdsw	Write Data Setup Time	35	-	1	ns
tdhw	Write Data Hold time	18	-	1	ns
tdhr	Read Data Hold Time	13	-	1	ns
tон	Output Disable Time	10	-	90	ns
tacc	Access Time	-	-	125	ns
tpwlr	Read Low time	250	-	-	ns
tpwlw	Write Low time	50	-	1	ns
tpwhr	Read High time	155	-	1	ns
tpwhw	Write High time	55	-	1	ns
tr	Rise Time	-	-	15	ns
tf	Fall Time	-	-	15	ns





(Read Timing)



(Write Timing)

5.3 Serial Interface Timing Characteristics:





5.4 I²C Interface timing Characteristics:

6. Reference Sequence

6.1 Commands

Refer to the Technical Manual for the US2066

6.2 Power down and Power up Sequence

To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OLED panel enough time to complete the action of charge and discharge before/after the operation.

6.2.1 Power up Sequence:

- 1. Power up VDD
- 2. Send Display off command
- 3. Initialization
- 4. Clear Screen
- 5. Power up VCC
- 6. Delay 100ms (When VCC is stable)
- 7. Send Display on command

6.2.2 Power down Sequence:

- 1. Send Display off command
- 2. Power down VCC
- 3. Delay 100ms (When VCC is reach 0 and panel is completely discharges)
- 4. Power down VDD

Note:


- 1) Since an ESD protection circuit is connected between VDD and VCC inside the driver IC, VCC becomes lower than VDD whenever VDD is ON and VCC is OFF.
- 2) VCC should be kept float (disable) when it is OFF.
- 3) Power Pins (VDD, VCC) can never be pulled to ground under any circumstance.
- 4) VDD should not be power down before VCC power down.

6.3 Reset Circuit

When RES# input is low, the chip is initialized with the following status:

- 1. Display off, Cursor off, Blink off.
- 2. Power Down off.
- 3. 5-dot font is default.
- 4. Display Shift Disable.
- 5. CGRAM address is 00h. SEGRAM address is 00h.
- 6. DDRAM address is 00h.
- 7. Display start line is set at display RAM address 0
- 8. Column address counter is set at 0
- 9. Normal scan direction of the COM outputs
- 10. Contrast control register is set at 7Fh


6.4 3.3V I/O Application <Power up Sequence>




- (1) This command could be programmable or defined by pin configuration.
- (2) This command could be programmable or defined by pin configuration. The written value of the parameter should depend on the selection from Section Built-in CGROM (Character Generator ROM) and Self-Defined CGRAM (Character Generator RAM)

If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.


<Power down Sequence>



<Entering Sleep Mode>



<Exiting Sleep Mode>



6.5 US2066 CGROM Character Code 6.5.1 ROMA

b3-0																
b7-4	0000	0001	0010	0 0 11	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000																
0001																
0010																
0 0 11																
0100																
0101																
0110																
0111																
1000																
1001																
1010																
1011																
11 00																
1101																
11 10																
11 11																

6.5.2 RMOB

b3-0	W															
b7-4	0000	0001	0010	0 0 11	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	11 10	11 11
0000																
0001																
0010																
0 0 11																
0100																
0101																
0110																
0111																
1000																
1001																
1010																
1011																
1100																
1101																
11 10											шш		шш			
11 11																

6.5.3 ROMC

	VIC															
b7-4 b3-0	0000	0001	0010	0 0 11	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	11 11
0000																
0001																
0010																
0 0 11																
0100																
0101																
0110																
0111																
1000																
1001																
1010																
1011																
1100																
1101																
11 10																
11 11																