

# MITSUBISHI LSI: M5G 1400P

# 1400-BIT (100-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM

#### DESCRIPTION

The M5G1400P is a serial input/output 1400-bit electrically erasable and reprogrammable ROM organized as 100 words of 14 bits, and fabricated using MNOS technology. Data and addresses are transferred serially via a one-bit bidirectional bus.

#### **FEATURES**


- Word-by-word electrically alterable
- Non-volatile data storage: ..... 10 years (min)
- Write/erase time: ------ 20ms/word
- Single 35V power supply
- Number of erase-write cycles: ..... 10<sup>5</sup> times (min)
- Number of read access unrefreshed:---- 10° times (min)


#### **APPLICATION**

Non-volatile channel memories for electronic tuning systems and field-reprogrammable read-only memory systems

#### **FUNCTION**

The address is designated by two consecutive one-of-tencoded digits. Seven modes—accept address, accept data, shift data output, erase, write, read, and standby—are all selected by a 3-bit code applied to  $C_1$ ,  $C_2$ , and  $C_3$ . Data is stored by internal negative writing pulses that selectively tunnel charges into the  $SiO_2$ — $Si_3N_4$  interface of the gate insulators of the MNOS memory transistors.







# 1400-BIT (100-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM

#### PIN DESCRIPTION

| Pin                             | Name                   | Functions  |
|---------------------------------|------------------------|--|
| 1/0                             | 1/0                    | In the accept address and accept data modes, used for input. In the shift data output mode, used for output. In the standby, read, erase and write modes, this pin is in a floating state. |
| VM                              | Test                   | Used for testing purposes only. It should be left unconnected during normal operation.   |
| Vss                             | Chip substrate voltage | Normally connected to ground   |
| $V_{GG}$                        | Power supply voltage   | Normally connected to -35V.  |
| CLK                             | Clock input            | 14kHz timing reference. Required for all operating modes. High-level input is possible during standby mode.  |
| C <sub>1</sub> ~ C <sub>3</sub> | Mode control input     | Used to select the operation mode.   |

## **OPERATION MODES**

| C1 | C2 | Сз | Functions   |
|----|----|----|---|
| н  | н  | н  | Standby mode. The contents of the address registers and the data register remain unchanged. The output buffer is held in the floating state.                                      |
| н  | н  | L  | Not used.   |
| Н  | L  | н  | Erase mode. The word stored at the addressed location is erased. The data bits after erasing are all low-level  |
| Н  | L  | L  | Accept address mode. Data presented at the I/O pin is shifted into the address registers one bit with each clock pulse. The address is designated by two one-of-ten-coded digits. |
| L  | н  | Н  | Read mode: The addressed word is read from the memory into the data register.   |
| L  | н  | L  | Shift data output mode The output driver is enabled and the contents of the data register are shifted to the I/O pin one bit with each clock pulse.                               |
| L  | L  | Н  | Write mode: The data contained in the data register is written into the location designated by the address registers.   |
| L  | L  | L  | Accept data mode. The data register accepts serial data from the I/O pin one bit with each clock pulse. The address registers remain unchanged                                    |



# 1400-BIT (100-WORD BY 14-BIT) ELECTRICALLY ALTERABLE ROM

## **ABSOLUTE MAXIMUM RATINGS**

| Symbol         | Parameter             | Conditions          | Ratings        | Unit |
|----------------|-----------------------|---------------------|----------------|------|
| Vgg            | Supply voltage        |                     | 0.3~-40        | V    |
| V <sub>I</sub> | Input voltage         | With respect to VSS | 0.3~-20        | V    |
| Vo             | Output voltage        |                     | 0.3~-20        | V    |
| Tstg           | Storage temperature   |                     | <b>−65~150</b> | τ    |
| Topr           | Operating temperature |                     | 10 70          | ٣    |

## RECOMMENDED OPERATING CONDITIONS (Ta = -10~70°C. unless otherwise noted.)

|                 | _                        |                     | Unit |                      |       |
|-----------------|--------------------------|---------------------|------|----------------------|-------|
| Symbol          | Parameter                | Min                 | Nom  | Max                  | Offic |
| V <sub>GG</sub> | Supply voltage           | -32.2               | - 35 | - 37.8               | V     |
| Vss             | Supply voltage (GND)     |                     | 0    |                      | V     |
| ViH             | High-level input voltage | V <sub>SS</sub> -1  |      | V <sub>SS</sub> +0.3 | ٧     |
| VIL             | Low-level input voltage  | V <sub>SS</sub> -15 |      | V <sub>SS</sub> -8   | V     |

Note 1: The order of Vss Vgg with on or off. With on, Vgg is turned on after Vss is done. With off, Vss is turned off after Vgg is done.

## **ELECTRICAL CHARACTERISTICS** ( $Ta = -10 \sim 70 \, \text{C}$ , $V_{GG} = -35 \text{V} \pm 8 \, \text{\%}$ , unless otherwise noted.)

| Symbol           |   |                        |                     | Limits |                       |      |  |
|------------------|---|------------------------|---------------------|--------|-----------------------|------|--|
|                  | Parameter   | Test conditions        | Min                 | Тур    | Max                   | Unit |  |
| ViH              | High-level input voltage                            |                        | V <sub>SS</sub> - 1 |        | V <sub>SS</sub> + 0.3 | ٧    |  |
| V <sub>1</sub> L | Low-level input voltage                             |                        | V <sub>SS</sub> -15 |        | V <sub>SS</sub> -8    | ٧    |  |
| lin.             | Low-level input current                             | V <sub>I</sub> = - 15V |                     |        | ± 10                  | μА   |  |
| lozL             | Off-state output current, low-level voltage applied | V <sub>0</sub> = - 15V |                     |        | ± 10                  | μА   |  |
| Voн              | High-level output voltage                           | $I_{OH} = -200\mu A$   | Vss-1               |        |                       |      |  |
| VoL              | Low-level output voltage                            | $I_{OL} = 10\mu A$     |                     |        | V <sub>SS</sub> - 12  | ٧    |  |
| Igg              | Supply current from VGG                             | 10 = 0μΑ               |                     | 5.5    | 8.8                   | mA   |  |

Note 2: Typical values are at Ta=25°C and nominal supply voltage.

#### TIMING REQUIREMENTS ( $Ta = -10 \sim 70 \, \text{C}$ , $V_{GG} = -35 \text{V} \pm 8 \, \text{\%}$ . unless otherwise noted.)

| Symbol   | Parameter   | Alternative symbols | Test conditions |      |     |      |      |
|----------|---|---------------------|-----------------|------|-----|------|------|
|          |   |                     |                 | Min  | Тур | Max  | Unit |
| f(φ)     | Clock frequency                                       | fφ                  |                 | 11.2 | 14  | 16.8 | kHz  |
| D( ø)    | Clock duty cycle                                      | Dφ                  |                 | 30   | 50  | 55   | %    |
| tw(w)    | Write time  | tw                  |                 | 16   | 20  | 24   | ms   |
| tw(E)    | Erase time  | te                  |                 | 16   | 20  | 24   | ms   |
| tr. tf   | Risetime, falltime                                    | tr, tf              |                 |      |     | 1    | μs   |
| tsu(c-φ) | Control setup time before the fall of the clock pulse | tos                 |                 | 0    |     |      | ns   |
| th(ø-c)  | Control hold time after the rise of the clock pulse   | ton                 |                 | 0    |     |      | ns   |


# SWITCHING CHARACTERISTICS ( $Ta = -10 \sim 70 \, \text{C}$ . $V_{GG} = -35 \text{V} \pm 8 \, \%$ , unless otherwise noted.)

| Symbol | Parameter                                   | Alternative |  | Limits |     |     | Unit  |
|--------|---|-------------|--|--------|-----|-----|-------|
|        |   | symbols     | Test conditions  | Min    | Тур | Max | Ont   |
| ta(c)  | Read access time                            | tpw         | $C_L = 100  pF$ $V_{OH} = V_{SS} - 2V$ $V_{OL} = V_{SS} - 8V$              |        |     | 20  | μs    |
| ts     | . Unpowered nonvolatile data retention time | Ts          | $N_{EW} = 10^4$ , $t_{W(W)} = 20 \text{ ms}$<br>$t_{W(E)} = 20 \text{ ms}$ | 10     |     |     | Year  |
|        |   | Ts          | $N_{EW} = 10^5$ , $t_{W(W)} = 20 \text{ ms}$<br>$t_{W(E)} = 20 \text{ ms}$ | 1      |     |     |       |
| NEW    | Number of erase/write cycles                | Nw          |  | 105    |     |     | Times |
| NRA    | Number of read access unrefreshed           | NRA         |  | 10°    |     |     | Times |
| tdv    | Data valid time                             | tpw         |  |        |     | 20  | μs    |




# **TIMING DIAGRAM**

#### Accept Data Mode




Note 3: The address is designated by two one-of-ten-coded digits. The figure shows designation of the address 99.


#### Read Mode




# Shift Data Output Mode



# Write Mode



## **Accept Data Mode**



#### **Erase Mode**

