

# IMS1203 CMOS High Performance 4K x 1 Static RAM

#### **FEATURES**

- INMOS' Very High Speed CMOS
- Advanced Process 1.6 Micron Design Rules
- 4K x 1 Bit Organization
- 25, 35, and 45 nsec Access Times
- · 25, 35, and 45 nsec Chip Enable Access Times
- · Fully TTL Compatible
- · Separate Data Input and Output
- Three-state Output
- 18 Pin, 300-mil DIP
- Single +5V ± 10% Operation
- Power Down Function

#### DESCRIPTION

The INMOS IMS1203 is a high performance 4Kx1 CMOS static RAM The IMS1203 allows speed enhancements to existing 4Kx1 applications with the additional benefit of reduced power consumption.

The IMS1203 features fully static operation requiring no external clocks or timing strobes, and equal address access and cycle times. Additionally, the IMS1203 provides a Chip Enable (/E) function that can be used to place the device into a low-power standby mode

The IMS1203M is a MIL-STD-883 version intended for military applications.

#### PIN CONFIGURATION



LOGIC SYMBOL



#### PIN NAMES

| A0- A | ADDRESS INPUTS | Vcc POWER  |
|-------|----------------|------------|
| W     | WRITE ENABLE   | Vss GROUND |
| D     | DATA INPUT     |            |
| E     | CHIP ENABLE    |            |
| Q     | DATA OUTPUT    |            |

#### BLOCK DIAGRAM



November 1989

#### **ABSOLUTE MAXIMUM RATINGS**\*

| Voltage on any pin relative to V <sub>ss</sub>          |  |
|---|--|
| Voltage on Q $\dots$ $-1.0$ to (V <sub>cc</sub> + 0.5V) |  |
| Temperature Under Bias55°C to 125°C                     |  |
| Storage Temperature -65°C to 150°C                      |  |
| Power Dissipation 1W                                    |  |
| DC Output Current 25mA                                  |  |
| (One Second Duration)                                   |  |

\*Stresses greater than those listed under. Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **DC OPERATING CONDITIONS**

| SYMBOL          | PARAMETER                      | MIN   | TYP | MAX     | UNITS | NOTES                      |
|-----------------|--------------------------------|-------|-----|---------|-------|----------------------------|
| Vcc             | V <sub>cc</sub> Supply Voltage |       | 5.0 | 5.5     | V     |                            |
| V <sub>ss</sub> | Supply Voltage                 | 0     | 0   | 0       | V     |                            |
| ViH             | Input Logic "1" Voltage        | 2.0   |     | Vcc +.5 | V     | All inputs                 |
| V <sub>IL</sub> | Input Logic 0 Voltage          | -1.0° |     | 0.8     | V     | All inputs                 |
| T <sub>A</sub>  | Ambient Operating Temperature  | 0     |     | 70      | °C    | 400 linear fl/min air flow |

\*  $V_{1L}$  Min = -3.0V for pulse width <20ns, note b.

#### DC ELECTRICAL CHARACTERISTICS (0°C $\leq$ T\_A $\leq$ 70°C) (V\_{cc} = 5 0V $\pm$ 10%) $^{a}$

| SYMBOL           | PARAMETER  | MIN | ΜΑΧ | UNITS | NOTES   |
|------------------|--|-----|-----|-------|---|
| la               | Average V <sub>CC</sub> Power Supply Current                                 |     | 80  | mA    | $t_{AVAV} = t_{AVAV} (min)$   |
| Icc2             | V <sub>CC</sub> Power Supply Current (Standby.<br>Stable TTL Input Levels)   |     | 15  | mA    | $\label{eq:response} \begin{split} \overline{E} &\geq V_{\text{IH}} \\ All \ other \ inputs \ V_{\text{IN}} \\ &\leq V_{\text{IL}} \ or \geq V_{\text{IH}} \end{split}$           |
| I <sub>CC3</sub> | V <sub>CC</sub> Power Supply Current (Standby.<br>Stable CMOS Input Levels)  |     | 6   | mA    | $\label{eq:expansion} \begin{split} \overline{E} &\geq (V_{CC} - 0 \ 2V) \\ \text{All other inputs at } V_{iN} \\ &\leq 0 \ 2V \ \text{or} \geq \\ (V_{CC} - 0 \ 2V) \end{split}$ |
| I <sub>CC₄</sub> | V <sub>CC</sub> Power Supply Current (Standby,<br>Cycling CMOS Input Levels) |     | 13  | mA    | $\label{eq:Elements} \begin{split} \overline{E} \geq (V_{cc} - 0.2V) \\ \text{Inputs cycling at } V_{iN} \\ \leq 0.2V \text{ or } \geq \\ (V_{cc} - 0.2V) \end{split}$            |
| l <sub>iLK</sub> | Input Leakage Current (Any Input)  |     | =1  | μA    | $V_{CC} = max$<br>$V_{IN} = V_{SS}$ to $V_{CC}$   |
| I <sub>OLK</sub> | Off State Output Leakage Current   |     | ±5  | μA    | $V_{cc} = max$<br>$V_{iN} = V_{ss}$ to $V_{cc}$   |
| V <sub>OH</sub>  | Output Logic 1 Voltage   | 2.4 |     | V     | $I_{OUT} = -4mA$  |
| V <sub>OL</sub>  | Output Logic 0" Voltage  |     | 0.4 | V     | I <sub>out</sub> = 12mA   |

Note a IGC is dependent on output loading and cycle rate, the specified values are obtained with the output unloaded

#### **AC TEST CONDITIONS**

| Input Pulse Levels        | V <sub>SS</sub> to 3V |
|---------------------------|-----------------------|
| Input Rise and Fall Times | 5ns<br>1.5V           |
| Output Load               | See Figure 1          |

#### **CAPACITANCE** $(T_A = 25^{\circ}C, f = 1.0 \text{ MHz})^{\circ}$

| SYMBOL          | PARAMETER          | MAX | UNITS | CONDITIONS             |
|-----------------|--------------------|-----|-------|------------------------|
| C <sub>11</sub> | Input Capacitance  | 4   | 105   | $\Delta V = 0$ to $3V$ |
| Cove            | Output Capacitance | 4   | pF    | ∆V = 0 to 3V           |

Note b This parameter is sampled and not 100% tested



## RECOMMENDED AC OPERATING CONDITIONS (0°C $\leq$ T<sub>A</sub> $\leq$ 70°C) (V<sub>cc</sub> = 5.0V $\pm$ 10%) READ CYCLE<sup>g</sup>

| NO. | SYM                 | BOL              | PARAMETER                        | 120        | 3-25 | 120 | 3-35 | 120 | 3-45 | UNITS | NOTES |
|-----|---------------------|------------------|----------------------------------|------------|------|-----|------|-----|------|-------|-------|
|     | Standard            | Alternate        |                                  | <u>UUN</u> | MAX  | MIN | MAX  | MIN | MAX  |       |       |
| 1   | 1 <sub>ELQV</sub>   | t <sub>ACS</sub> | Chip Enable Access Time          |            | 25   |     | 35   |     | 45   | ns    |       |
| 2   | 10,00               | t <sub>RC</sub>  | Read Cycle Time                  | 25         |      | 35  |      | 45  |      | ns    | С     |
| 3   | 10.2.               | AA               | Address Access Time              |            | 25   |     | 35   |     | 45   | ns    | d     |
| 4   | tAXQX               | СН               | Output Hold After Address Change | 3          |      | 3   |      | 3   |      | ns    |       |
| 5   | t <sub>ELQX</sub>   | t <sub>LZ</sub>  | Chip Enable to Output Active     | 5          |      | 5   |      | 5   |      | ns    | j     |
| 6   | t <sub>ehoz</sub>   | t <sub>HZ</sub>  | Chip Disable to Output Inactive  | 0          | 20   | 0   | 30   | 0   | 30   | ns    | f, j  |
| 7   | t <sub>elicch</sub> | t <sub>PU</sub>  | Chip Enable to Power Up          | 0          |      | 0   |      | 0   |      | ns    | j     |
| 8   | t <sub>ehiccl</sub> | t <sub>PD</sub>  | Chip Enable to Power Down        |            | 20   |     | 20   |     | 20   | ns    | j     |
|     |                     | t                | Input Rise and Fall Times        |            | 50   |     | 50   |     | 50   | ns    | e, j  |

Note c: For READ CYCLE 1 & 2, W is high for entire cycle.

Note d: Device is continuously selected; E low

Note e: Measured between VIL max and VIH min.

Note 1: Measured ±200mV from steady state output voltage. Load capacitance is 5pF.

Note g: E and W must transition between V<sub>IH</sub> to V<sub>IL</sub> or V<sub>IL</sub> to V<sub>IH</sub> in a monotonic tashion.

Note j: Parameter guaranteed but not tested.

## READ CYCLE 1<sup>c.d</sup>



#### **DEVICE OPERATION**

The IMS1203 has two control inputs. Chip Enable ( $\bar{E}$ ) and Write Enable ( $\bar{W}$ ), twelve address inputs ( $A_0$ - $A_{11}$ ), a data in ( $D_{IN}$ ) and a data out ( $D_{OUT}$ ). The  $\bar{E}$  input controls device selection as well as active and standby modes. With  $\bar{E}$  low, the device is selected and the twelve address nputs are decoded to select one memory cell out of 4096. Read and Write operations on the memory cell are controlled by  $\bar{W}$  input. With  $\bar{E}$  high, the device is deselected, the output is disabled, and the power consumption is reduced to less than one-third of the active mode power with TTL levels and even lower with CMOS levels.

#### READ CYCLE

A read cycle is defined as  $\overline{W} \ge V_{IH}$  min with  $\overline{E} \le V_{IL}$  max. Read access time is measured from either E going low or from valid address.

The READ CYCLE 1 waveform shows a read access that is initiated by a change in the address inputs while E is low. The output remains active throughout READ CYCLE 1 and is valid at the specified address access time. The address inputs may change at access time and as long as E remains low, the cycle time is equal to the address access time.

| 10  | SYM               | BOL             | DADAMETED                            | 120   | 3-25 | 1203-35 |     | 1203-45 |     | UNITE | NOTES |
|-----|-------------------|-----------------|--------------------------------------|-------|------|---------|-----|---------|-----|-------|-------|
| NU. | Slandard          | Alternate       | PARAMETER                            |       | MAX  | III     | MAX |         | MAX | UNITS | NUTES |
| 9   | t <sub>AVAV</sub> | t <sub>wc</sub> | Write Cycle Time                     | 25    |      | 35      |     | 45      |     | ns    |       |
| 10  | t <sub>wlwh</sub> | 1 <sub>ww</sub> | Write Pulse Width                    | 15    |      | 20      |     | 25      |     | ns    |       |
| 11  | t <sub>elwh</sub> | t <sub>cw</sub> | Chip Enable to End of Write          | 20 30 |      |         | 40  |         | ns  |       |       |
| 12  | t <sub>DVWH</sub> | t <sub>DW</sub> | Data Set-up to End of Write          | 15    |      | 20      |     | 25      |     | ns    |       |
| 13  | twHDX             | 1 <sub>DH</sub> | Data Hold After End of Write         | 0     |      | 0       |     | 0       |     | ns    |       |
| 14  | t <sub>avwh</sub> | t <sub>AW</sub> | Address Set-up to End of Write       | 20    |      | 30      |     | 40      |     | ns    |       |
| 15  | t <sub>avwl</sub> | t <sub>AS</sub> | Address Set-up to Beginning of Write | 0     |      | 0       |     | 0       |     | ns    |       |
| 16  | twhax             | t <sub>we</sub> | Address Hold After End of Write      | 0     |      | 0       |     | 0       |     | ns    |       |
| 17  | twLOZ             | 1 <sub>wz</sub> | Write Enable to Output Disable       | 0     | 15   | 0       | 20  | 0       | 20  | ns    | f, j  |
| 18  | twhox             | tow             | Output Active After End of Write     | 0     |      | 0       |     | 0       |     | ns    | i     |

#### **RECOMMENDED AC OPERATING CONDITIONS** ( $0^{\circ}C \le T_A \le 70^{\circ}C$ ) ( $V_{cc} = 5.0V \pm 10\%$ ) **WRITE CYCLE 1**: W CONTROLLEO<sup>9</sup> h

Note f: Measured ±200mV from steady state output voltage. Load capacitance is 5pF.

Note g: E and W must transition between VIH to VIL or VIL to VIH in a monotonic fashion.

Note h: E or W must be 2 VIH during address transitions.

Note i: If W is low when E goes low, the output remains in the high impedance state.

Note j: Parameter guaranteed but not tested.

## WRITE CYCLE 1



mos

The READ CYCLE 2 waveform shows a read access that is initiated by  $\bar{E}$  going low. As long as address is stable when  $\bar{E}$  goes low, valid data is at the output at the specified Chip Enable Access time. If address is not valid when  $\bar{E}$  goes low, the timing is as specified in READ CYCLE 1. Chip Enable access time is not affected by the duration of the deselect interval.

#### WRITE CYCLE

The write cycle of the IMS1203 is initiated by the latter of  $\overline{E}$  or  $\overline{W}$  to fall. In the case of  $\overline{W}$  falling last, the output buffer will be turned on  $t_{ELOX}$  after the falling edge of

 $\overline{E}$  (just as in a read cycle). The output buffer is then turned off within  $t_{WLOZ}$  of the falling edge of  $\overline{W}$  During this interval, it is possible to have bus contention between devices with D and Q connected together in a common I/O configuration. Contention can be avoided in a carefully designed system. During a write cycle, data on the input is written into the selected cells and the output is floating.

WRITE CYCLE 1 waveform shows a write cycle terminated by W going high. Data set-up and hold times are referenced to the rising edge of W. When W goes high at the end of the cycle with E active, the output of

## RECOMMENDED AC OPERATING CONDITIONS ( $0^{\circ}C \le T_A \le 70^{\circ}C$ ) ( $V_{cc} = 5.0V \pm 10\%$ ) WRITE CYCLE 2: E CONTROLLED<sup>g, h</sup>

| NO | SYM               | MBOL PARAMETER 1203-25 120 |                                      | 3-35 | 120 | 3-45 | UNITS | NOTES |     |       |       |
|----|-------------------|----------------------------|--------------------------------------|------|-----|------|-------|-------|-----|-------|-------|
|    | Standard          | Alternate                  |                                      | MIN  | MAX | MIŇ  | MAX   |       | MAX | UNITO | NOTED |
| 19 | t <sub>AVAV</sub> | t <sub>wc</sub>            | Write Cycle Time                     | 25   |     | 35   |       | 45    |     | ns    |       |
| 20 | t <sub>WLEH</sub> | t <sub>wP</sub>            | Write Pulse Width                    | 15   |     | 20   |       | 25    |     | ns    |       |
| 21 | t <sub>ELEH</sub> | t <sub>cw</sub>            | Chip Enable to End of Write          | 20   |     | 30   |       | 40    |     | ns    |       |
| 22 | t <sub>DVEH</sub> | t <sub>DW</sub>            | Data Set-up to End of Write          | 15   |     | 20   |       | 25    |     | ns    |       |
| 23 | t <sub>EHDX</sub> | t <sub>DH</sub>            | Data Hold After End of Write         | 0    |     | 0    |       | 0     |     | ns    |       |
| 24 | tion              | t <sub>AW</sub>            | Address Set-up to End of Write       | 20   |     | 30   |       | 40    |     | ns    |       |
| 25 | t <sub>ehax</sub> | t <sub>we</sub>            | Address Hold After End of Write      | 0    |     | 0    |       | 0     |     | ns    |       |
| 26 | t <sub>AVEL</sub> | t <sub>AS</sub>            | Address Set-up to Beginning of Write | 0    |     | 0    |       | 0     |     | ns    |       |
| 27 | t <sub>WLOZ</sub> | t <sub>wz</sub>            | Write Enable to Output Disable       | 0    | 15  | 0    | 20    | 0     | 20  | ns    | f. j  |

Note I: Measured ±200mV from steady state output voltage. Load capacitance is 5pF

Note g: E and W must transition between VIH to VII or VII to VIH in a monotonic fashion.

Note h: E or W must be  $\geq V_{IH}$  during address transitions.

Note i: If W is low when E goes low, the output remains in the high impedance state.

Note j: Parameter guaranteed but not tested.

## WRITE CYCLE 2



mos

the memory becomes active. The data from the memory will be the same as the input data unless the input data or address changes.

WRITE CYCLE 2 waveform shows a write cycle terminated by E going high. Data set-up and hold times are referenced to the rising edge of E. With E high, the outputs remain in the high impedance state.

#### APPLICATION

It is imperative when designing with any very high speed memory, such as the IMS1203, that the fundamental rules in regard to memory board layout be followed to ensure proper system operation.

#### POWER DISTRIBUTION

The recommended power distribution scheme combines proper power trace layout and placement of decoupling capacitors to maintain the operating margins of the IMS1203. The impedance in the decoupling path from the power pin (18) through the decoupling capacitor to the ground pin (9) should be kept to a minimum. The impedance of this path is determined by the series impedance of the power line inductance and the inductance and reactance of the decoupling capacitor.

Since the current transients associated with the operation of the high speed IMS1203 have very high frequency components, the line inductance is the dominating factor. To reduce the line inductance, the power trace and ground trace should be gridded or provided by separate power planes. The decoupling capacitor supplies energy for high frequency current transients and should be located as close to the devices with as short lead length as possible. The high frequency decoupling capacitor should have a value of 0.1 microfarad, and be placed between each row of devices in the array (see drawing). A larger tantalum capacitor, with a sufficient value to eliminate low frequency ripple, should be placed near the memory board edge connection where the power traces meet the backplane power distribution system These larger capacitors provide bulk energy storage to prevent voltage drop due to the main supply being located off the memory board and at the end of a long inductive path

The ground grid of the memory array should extend to the TTL driver periphery circuit. This will provide a solid ground reference for the TTL drivers and prevent loss of operating margin of the drivers due to differential ground noise.

#### **TERMINATION**

Trace lines on a memory board in the array look to TTL driver signals like low impedance, unterminated transmission lines. In order to reduce or eliminate the reflections of the TTL signals propagating down the lines, especially low going TTL signals, line termination is recommended. The termination may be either series or parallel.

The recommended technique is to use series termination. The series termination technique has the advantage of drawing no DC current and using a minimum number of components. This is accomplished by placing a series resistor in the signal line at the output of the TTL driver to dampen the reflection on the line. The resistor should be placed as close to the driver package as is practical The line should be kept short by placing the drivertermination combination close to the memory array.

Some experimentation will have to be done to find the proper value to use for the series termination to minimize reflections, but generally a series resistor in the 10 to 33 ohm range will be required. Because each design will result in a different signal impedance, a resistor of predetermined value may not properly match the signal path impedance. The proper value of resistance should therefore be selected empirically.



V<sub>CC</sub>, V<sub>SS</sub> GRID SHOWING DECOUPLING CAPACITORS

Inmos

| Туре | Package                  | Lead finish |
|------|--------------------------|-------------|
| A    | Formed flat-pack         | gold        |
| B    | Formed flat-pack         | solder      |
| C    | LCC                      | gold        |
| D    | Cerdip                   | solder      |
| E    | Small outline, J-bend    | solder      |
| G    | PGA                      | gold        |
| н    | Small outline, Gull wing | solder      |
| J    | PLCC, J-bend             | solder      |
| K    | Sidebraze ceramic DIP    | solder      |
| N    | Ceramic LCC              | solder      |
| Р    | Plastic DIP              | solder      |
| S    | Sidebraze ceramic DIP    | gold        |
| Т    | (Skinny) Flat-pack       | solder      |
| W    | Ceramic LCC              | gold        |
| Y    | (Skinny) Flat-pack       | gold        |



| DEVICE  | SPEED | PACKAGE     | PART NUMBER |
|---------|-------|-------------|-------------|
|         | 25ns  | PLASTIC DIP | IMS1203P-25 |
|         | 25ns  | CERAMIC DIP | IMS1203S-25 |
| IMS1203 | 35ns  | PLASTIC DIP | IMS1203P-35 |
|         | 35ns  | CERAMIC DIP | IMS1203S-35 |
|         | 45ns  | PLASTIC DIP | IMS1203P-45 |
|         | 45ns  | CERAMIC DIP | IMS1203S-45 |

Oinmos

## PACKAGING INFORMATION



mos